Hugging Face's logo

Datasets:
deepanjalimishra99
/
hpca2027-traces

Tasks:
Other
Tags:
computer-architecture
dynamorio
drmemtrace
simpoint
crono
graph-analytics
License:
Dataset card Files
xet
 Community
deepanjalimishra99 commited on
Commit
20b47fc
·
verified ·
1 Parent(s): 934d10a

Upload folder using huggingface_hub

Browse files
This view is limited to 50 files because it contains too many changes.   See raw diff
Files changed (50) hide show
  1. sssp-com-Youtube/command.txt +1 -0
  2. sssp-com-Youtube/events.txt +9 -0
  3. sssp-com-Youtube/fingerprint/bbfp +16 -0
  4. sssp-com-Youtube/fingerprint/footprint_pieces/segment.0 +1 -0
  5. sssp-com-Youtube/fingerprint/footprint_pieces/segment.1 +1 -0
  6. sssp-com-Youtube/fingerprint/footprint_pieces/segment.10 +1 -0
  7. sssp-com-Youtube/fingerprint/footprint_pieces/segment.11 +1 -0
  8. sssp-com-Youtube/fingerprint/footprint_pieces/segment.12 +1 -0
  9. sssp-com-Youtube/fingerprint/footprint_pieces/segment.13 +1 -0
  10. sssp-com-Youtube/fingerprint/footprint_pieces/segment.14 +1 -0
  11. sssp-com-Youtube/fingerprint/footprint_pieces/segment.15 +1 -0
  12. sssp-com-Youtube/fingerprint/footprint_pieces/segment.2 +1 -0
  13. sssp-com-Youtube/fingerprint/footprint_pieces/segment.3 +1 -0
  14. sssp-com-Youtube/fingerprint/footprint_pieces/segment.4 +1 -0
  15. sssp-com-Youtube/fingerprint/footprint_pieces/segment.5 +1 -0
  16. sssp-com-Youtube/fingerprint/footprint_pieces/segment.6 +1 -0
  17. sssp-com-Youtube/fingerprint/footprint_pieces/segment.7 +1 -0
  18. sssp-com-Youtube/fingerprint/footprint_pieces/segment.8 +1 -0
  19. sssp-com-Youtube/fingerprint/footprint_pieces/segment.9 +1 -0
  20. sssp-com-Youtube/fingerprint/pieces/bbfp +16 -0
  21. sssp-com-Youtube/fingerprint/pieces/segment.0 +1 -0
  22. sssp-com-Youtube/fingerprint/pieces/segment.1 +1 -0
  23. sssp-com-Youtube/fingerprint/pieces/segment.10 +1 -0
  24. sssp-com-Youtube/fingerprint/pieces/segment.11 +1 -0
  25. sssp-com-Youtube/fingerprint/pieces/segment.12 +1 -0
  26. sssp-com-Youtube/fingerprint/pieces/segment.13 +1 -0
  27. sssp-com-Youtube/fingerprint/pieces/segment.14 +1 -0
  28. sssp-com-Youtube/fingerprint/pieces/segment.15 +1 -0
  29. sssp-com-Youtube/fingerprint/pieces/segment.2 +1 -0
  30. sssp-com-Youtube/fingerprint/pieces/segment.3 +1 -0
  31. sssp-com-Youtube/fingerprint/pieces/segment.4 +1 -0
  32. sssp-com-Youtube/fingerprint/pieces/segment.5 +1 -0
  33. sssp-com-Youtube/fingerprint/pieces/segment.6 +1 -0
  34. sssp-com-Youtube/fingerprint/pieces/segment.7 +1 -0
  35. sssp-com-Youtube/fingerprint/pieces/segment.8 +1 -0
  36. sssp-com-Youtube/fingerprint/pieces/segment.9 +1 -0
  37. sssp-com-Youtube/fingerprint/run_0/PARAMS.in +268 -0
  38. sssp-com-Youtube/fingerprint/run_0/PARAMS.out +1102 -0
  39. sssp-com-Youtube/fingerprint/run_0/sim.log +91 -0
  40. sssp-com-Youtube/fingerprint/run_1/PARAMS.in +268 -0
  41. sssp-com-Youtube/fingerprint/run_1/PARAMS.out +1102 -0
  42. sssp-com-Youtube/fingerprint/run_1/sim.log +93 -0
  43. sssp-com-Youtube/fingerprint/run_10/PARAMS.in +268 -0
  44. sssp-com-Youtube/fingerprint/run_10/PARAMS.out +1102 -0
  45. sssp-com-Youtube/fingerprint/run_10/sim.log +90 -0
  46. sssp-com-Youtube/fingerprint/run_11/PARAMS.in +268 -0
  47. sssp-com-Youtube/fingerprint/run_11/PARAMS.out +1102 -0
  48. sssp-com-Youtube/fingerprint/run_11/sim.log +94 -0
  49. sssp-com-Youtube/fingerprint/run_12/PARAMS.in +268 -0
  50. sssp-com-Youtube/fingerprint/run_12/PARAMS.out +1102 -0
sssp-com-Youtube/command.txt ADDED
@@ -0,0 +1 @@
 
 
1
+ /users/deepmish/CRONO/apps/sssp/sssp 1 1 /dev/shm/baseline/datasets/com-youtube.ungraph.txt
sssp-com-Youtube/events.txt ADDED
@@ -0,0 +1,9 @@
 
 
 
 
 
 
 
 
 
 
1
+ workload=sssp-com-Youtube
2
+ start_utc=2026-07-18T03:29:49,753696115+00:00
3
+ exit_after_refs=100000000
4
+ target_fetched_instructions=200000000
5
+ skip_instructions=12597000000
6
+ chunk_instructions=10000000
7
+ trace_exit_status=0
8
+ end_utc=2026-07-18T03:30:03,677684122+00:00
9
+ validated_fetched_instructions=157920821
sssp-com-Youtube/fingerprint/bbfp ADDED
@@ -0,0 +1,16 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ T:1:1110124 :2:832593 :3:1110124 :4:834684 :5:2222864 :6:1669368 :7:2220243
2
+ T:8:84276 :1:1253364 :2:876816 :3:1169088 :4:717685 :5:2125224 :6:1435374 :7:2338168 :9:5
3
+ T:8:848762 :1:2068984 :2:915165 :3:1220220 :4:296841 :10:2 :5:1615896 :6:593682 :7:2440448
4
+ T:8:4999998 :11:2 :1:5000000
5
+ T:8:4999998 :11:2 :1:5000000
6
+ T:12:22 :13:4 :14:3 :15:4 :16:33 :8:4527408 :11:2 :1:4534292 :2:5163 :3:6884 :4:209076 :5:284332 :6:418157 :7:13760 :17:18 :18:9 :19:9 :20:24 :21:51 :22:6 :23:8 :24:3 :25:12 :26:6 :27:3 :28:3 :29:3 :30:4 :31:5 :32:3 :33:231 :34:11 :35:55 :36:99 :37:66 :38:22 :39:22 :40:66 :41:121
7
+ T:12:6 :15:2 :16:11 :8:4 :1:136888 :2:102663 :3:136884 :4:2127990 :5:2965570 :6:4255974 :42:1 :7:273768 :17:6 :18:3 :19:3 :20:8 :21:17 :22:2 :23:4 :25:4 :26:3 :33:63 :34:3 :35:15 :36:27 :37:18 :38:6 :39:6 :40:18 :41:33
8
+ T:1:301468 :2:226101 :3:301468 :4:1908522 :5:2842456 :43:2 :6:3817047 :7:602936
9
+ T:1:585564 :2:439173 :3:585564 :4:1530993 :5:2625595 :6:3061980 :44:3 :7:1171128
10
+ T:1:1078708 :2:809031 :3:1078708 :4:876375 :5:2247011 :45:1 :6:1752750 :7:2157416
11
+ T:8:84276 :1:1240500 :2:867168 :3:1156224 :4:734754 :5:2135121 :45:1 :6:1469508 :7:2312448
12
+ T:8:430140 :1:1770010 :2:1004901 :3:1339868 :4:331290 :5:1781464 :46:3 :6:662580 :7:2679744
13
+ T:12:6 :15:2 :16:11 :8:3334632 :1:3361532 :47:2 :2:20178 :3:26904 :4:733736 :5:1001484 :6:1467474 :7:53800 :17:6 :18:3 :19:3 :20:8 :21:17 :22:2 :23:4 :25:4 :26:3 :33:63 :34:3 :35:15 :36:27 :37:18 :38:6 :39:6 :40:18 :41:33
14
+ T:1:282200 :2:211650 :3:282200 :4:1934244 :48:1 :5:2856816 :6:3868489 :7:564400
15
+ T:1:483152 :2:362364 :3:483152 :4:1667013 :5:2703984 :6:3334026 :49:5 :7:966304
16
+ T:1:721226 :2:540918 :3:721224 :4:870930 :5:1882212 :6:1741854 :7:1442456
sssp-com-Youtube/fingerprint/footprint_pieces/segment.0 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:277531 :140737284519880:277531 :140737284519884:277531 :140737284519887:277531 :140737284519889:277531 :140737284519894:277531 :140737284519897:277531 :140737284519899:277531 :140737284519902:277531 :140737284519904:277531 :140737284519907:277531 :140737284519912:278228 :140737284519916:278228 :140737284519920:278228 :140737284519922:555716 :140737284519926:555716 :140737284519930:555716 :140737284519935:555716 :140737284519937:278228 :140737284519941:278228 :140737284519944:278228 :140737284519948:278228 :140737284519951:278228 :140737284519955:278228 :140737284520048:277531 :140737284520051:277531 :140737284520054:277531 :140737284520057:277530 :140737284520061:277530 :140737284520064:277530 :140737284520067:277530 :140737284520071:277530
sssp-com-Youtube/fingerprint/footprint_pieces/segment.1 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:21069 :140737284519859:21069 :140737284519863:21069 :140737284519867:21069 :140737284519873:313341 :140737284519880:313341 :140737284519884:313341 :140737284519887:313341 :140737284519889:292272 :140737284519894:292272 :140737284519897:292272 :140737284519899:292272 :140737284519902:292272 :140737284519904:292272 :140737284519907:292272 :140737284519912:239229 :140737284519916:239228 :140737284519920:239228 :140737284519922:531306 :140737284519926:531306 :140737284519930:531306 :140737284519935:531306 :140737284519937:239229 :140737284519941:239229 :140737284519944:239229 :140737284519948:239229 :140737284519951:239229 :140737284519955:239229 :140737284520048:292271 :140737284520051:292271 :140737284520054:292271 :140737284520057:292272 :140737284520061:292272 :140737284520064:292272 :140737284520067:292272 :140737284520071:292272
sssp-com-Youtube/fingerprint/footprint_pieces/segment.10 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:21069 :140737284519859:21069 :140737284519863:21069 :140737284519867:21069 :140737284519873:310125 :140737284519880:310125 :140737284519884:310125 :140737284519887:310125 :140737284519889:289056 :140737284519894:289056 :140737284519897:289056 :140737284519899:289056 :140737284519902:289056 :140737284519904:289056 :140737284519907:289056 :140737284519912:244918 :140737284519916:244918 :140737284519920:244918 :140737284519922:533781 :140737284519926:533780 :140737284519930:533780 :140737284519935:533781 :140737284519937:244918 :140737284519941:244918 :140737284519944:244918 :140737284519948:244918 :140737284519951:244918 :140737284519955:244918 :140737284520048:289056 :140737284520051:289056 :140737284520054:289056 :140737284520057:289056 :140737284520061:289056 :140737284520064:289056 :140737284520067:289056 :140737284520071:289056
sssp-com-Youtube/fingerprint/footprint_pieces/segment.11 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:107535 :140737284519859:107535 :140737284519863:107535 :140737284519867:107535 :140737284519873:442503 :140737284519880:442503 :140737284519884:442502 :140737284519887:442502 :140737284519889:334967 :140737284519894:334967 :140737284519897:334967 :140737284519899:334967 :140737284519902:334967 :140737284519904:334967 :140737284519907:334967 :140737284519912:110430 :140737284519916:110430 :140737284519920:110430 :140737284519922:445366 :140737284519926:445367 :140737284519930:445367 :140737284519935:445367 :140737284519937:110430 :140737284519941:110430 :140737284519944:110430 :140737284519948:110430 :140737284519951:110430 :140737284519955:110430 :140737284520048:334968 :140737284520051:334968 :140737284520054:334968 :140737284520057:334968 :140737284520061:334968 :140737284520064:334968 :140737284520067:334968 :140737284520071:334968
sssp-com-Youtube/fingerprint/footprint_pieces/segment.12 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284514384:3 :140737284514388:3 :140737284519808:1 :140737284519810:1 :140737284519816:1 :140737284519820:1 :140737284519823:1 :140737284519827:1 :140737284519829:1 :140737284519832:1 :140737284519835:1 :140737284519839:1 :140737284519842:1 :140737284519845:1 :140737284519848:1 :140737284519856:833658 :140737284519859:833658 :140737284519863:833658 :140737284519867:833658 :140737284519873:840383 :140737284519880:840383 :140737284519884:840384 :140737284519887:840384 :140737284519889:6726 :140737284519894:6726 :140737284519897:6726 :140737284519899:6726 :140737284519902:6726 :140737284519904:6726 :140737284519907:6726 :140737284519912:244579 :140737284519916:244579 :140737284519920:244578 :140737284519922:250371 :140737284519926:250371 :140737284519930:250371 :140737284519935:250371 :140737284519937:244579 :140737284519941:244579 :140737284519944:244579 :140737284519948:244579 :140737284519951:244579 :140737284519955:244579 :140737284520048:6725 :140737284520051:6725 :140737284520054:6725 :140737284520057:6725 :140737284520061:6725 :140737284520064:6725 :140737284520067:6725 :140737284520071:6725 :140737284520077:1 :140737284520080:1 :140737284520084:1 :140737284520087:1 :140737284520090:1 :140737284520094:1 :140737284520378:1 :140737284520383:1 :140737284520387:1 :140737284520392:1 :140737284520396:1 :140737284520398:1 :140737284520400:1 :140737284520404:1 :140737284520411:1 :140737284520413:1 :140737284520416:1 :140737284520422:1 :140737284520427:1 :140737284520431:1 :140737284520436:1 :140737284520442:1 :140737284520448:1 :140737284520452:1 :140737284520456:1 :140737284520460:1 :140737284520466:1 :140737284520470:1 :140737284520474:1 :140737284520482:1 :140737284520486:1 :140737284520490:1 :140737284520494:1 :140737284520496:1 :140737284520499:1 :140737284520501:1 :140737284520503:1 :140737284520505:1 :140737284520509:1 :140737284520511:1 :140737284520515:1 :140737284520520:1 :140737284520524:1 :140737284520529:1 :140737284520535:1 :140737284520537:1 :140737284520541:1 :140737284520543:1 :140737284520547:1 :140737284520551:1 :140737340791056:3 :140737340791060:3 :140737340791062:3 :140737340791065:3 :140737340791067:3 :140737340791073:3 :140737340791075:3 :140737340791081:3 :140737340791082:3 :140737340791087:3 :140737340791088:3 :140737340791094:3 :140737340791099:3 :140737340791101:3 :140737340791105:3 :140737340791108:3 :140737340791111:3 :140737340791115:3 :140737340791118:3 :140737340791120:3 :140737340791123:3 :140737340791125:3 :140737340791199:3 :140737340791203:3 :140737340791207:3 :140737340791211:3 :140737340791214:3 :140737340791220:3 :140737340791223:3 :140737340791225:3 :140737340791228:3 :140737340791231:3 :140737340791233:3 :140737340791236:3 :140737340791241:3 :140737340791243:3 :140737340791245:3 :140737340791249:3 :140737340791252:3 :140737340791257:3 :140737340791262:3 :140737340791266:3 :140737340791268:3 :140737340791274:3 :140737340791276:3 :140737340791279:3 :140737340791360:3 :140737340791364:3 :140737340791369:3 :140737340791373:3 :140737340791376:3 :140737340791378:3 :140737340791380:3 :140737340791382:3 :140737340791385:3 :140737340791386:3 :140737340791387:3 :140737340791390:3 :140737340791392:3 :140737340791394:3 :140737340791396:3 :140737340791399:3 :140737340791401:3
sssp-com-Youtube/fingerprint/footprint_pieces/segment.13 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:70550 :140737284519880:70550 :140737284519884:70550 :140737284519887:70550 :140737284519889:70550 :140737284519894:70550 :140737284519897:70550 :140737284519899:70550 :140737284519902:70550 :140737284519904:70550 :140737284519907:70550 :140737284519912:644748 :140737284519916:644748 :140737284519920:644749 :140737284519922:714204 :140737284519926:714204 :140737284519930:714204 :140737284519935:714204 :140737284519937:644749 :140737284519941:644748 :140737284519944:644748 :140737284519948:644748 :140737284519951:644748 :140737284519955:644748 :140737284520048:70550 :140737284520051:70550 :140737284520054:70550 :140737284520057:70550 :140737284520061:70550 :140737284520064:70550 :140737284520067:70550 :140737284520071:70550
sssp-com-Youtube/fingerprint/footprint_pieces/segment.14 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:120788 :140737284519880:120788 :140737284519884:120788 :140737284519887:120788 :140737284519889:120788 :140737284519894:120788 :140737284519897:120788 :140737284519899:120788 :140737284519902:120788 :140737284519904:120788 :140737284519907:120788 :140737284519912:555671 :140737284519916:555671 :140737284519920:555671 :140737284519922:675996 :140737284519926:675996 :140737284519930:675996 :140737284519935:675996 :140737284519937:555671 :140737284519941:555672 :140737284519944:555672 :140737284519948:555672 :140737284519951:555672 :140737284519955:555672 :140737284520048:120788 :140737284520051:120788 :140737284520054:120788 :140737284520057:120788 :140737284520061:120788 :140737284520064:120788 :140737284520067:120788 :140737284520071:120788
sssp-com-Youtube/fingerprint/footprint_pieces/segment.15 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:180307 :140737284519880:180307 :140737284519884:180306 :140737284519887:180306 :140737284519889:180306 :140737284519894:180306 :140737284519897:180306 :140737284519899:180306 :140737284519902:180306 :140737284519904:180306 :140737284519907:180306 :140737284519912:290310 :140737284519916:290310 :140737284519920:290310 :140737284519922:470553 :140737284519926:470553 :140737284519930:470553 :140737284519935:470553 :140737284519937:290309 :140737284519941:290309 :140737284519944:290309 :140737284519948:290309 :140737284519951:290309 :140737284519955:290309 :140737284520048:180307 :140737284520051:180307 :140737284520054:180307 :140737284520057:180307 :140737284520061:180307 :140737284520064:180307 :140737284520067:180307 :140737284520071:180307
sssp-com-Youtube/fingerprint/footprint_pieces/segment.2 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:212191 :140737284519859:212191 :140737284519863:212190 :140737284519867:212190 :140737284519873:517246 :140737284519880:517246 :140737284519884:517246 :140737284519887:517246 :140737284519889:305055 :140737284519894:305055 :140737284519897:305055 :140737284519899:305055 :140737284519902:305055 :140737284519904:305055 :140737284519907:305055 :140737284519912:98947 :140737284519916:98948 :140737284519920:98948 :140737284519922:403974 :140737284519926:403974 :140737284519930:403974 :140737284519935:403974 :140737284519937:98947 :140737284519941:98947 :140737284519944:98947 :140737284519948:98947 :140737284519951:98947 :140737284519955:98947 :140737284520048:305056 :140737284520051:305056 :140737284520054:305056 :140737284520057:305056 :140737284520061:305056 :140737284520064:305056 :140737284520067:305056 :140737284520071:305056
sssp-com-Youtube/fingerprint/footprint_pieces/segment.3 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:1250000 :140737284519859:1250000 :140737284519863:1250000 :140737284519867:1250000 :140737284519873:1250000 :140737284519880:1250000 :140737284519884:1250000 :140737284519887:1250000
sssp-com-Youtube/fingerprint/footprint_pieces/segment.4 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:1250000 :140737284519859:1250000 :140737284519863:1250000 :140737284519867:1250000 :140737284519873:1250000 :140737284519880:1250000 :140737284519884:1250000 :140737284519887:1250000
sssp-com-Youtube/fingerprint/footprint_pieces/segment.5 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284514384:11 :140737284514388:11 :140737284519785:1 :140737284519793:1 :140737284519795:1 :140737284519799:1 :140737284519805:1 :140737284519808:3 :140737284519810:3 :140737284519816:3 :140737284519820:3 :140737284519823:3 :140737284519827:3 :140737284519829:3 :140737284519832:3 :140737284519835:3 :140737284519839:3 :140737284519842:3 :140737284519845:3 :140737284519848:3 :140737284519856:1131852 :140737284519859:1131852 :140737284519863:1131853 :140737284519867:1131853 :140737284519873:1133573 :140737284519880:1133573 :140737284519884:1133573 :140737284519887:1133573 :140737284519889:1721 :140737284519894:1721 :140737284519897:1721 :140737284519899:1721 :140737284519902:1721 :140737284519904:1721 :140737284519907:1721 :140737284519912:69692 :140737284519916:69692 :140737284519920:69692 :140737284519922:71083 :140737284519926:71083 :140737284519930:71083 :140737284519935:71083 :140737284519937:69693 :140737284519941:69693 :140737284519944:69693 :140737284519948:69693 :140737284519951:69693 :140737284519955:69692 :140737284520048:1720 :140737284520051:1720 :140737284520054:1720 :140737284520057:1720 :140737284520061:1720 :140737284520064:1720 :140737284520067:1720 :140737284520071:1720 :140737284520077:3 :140737284520080:3 :140737284520084:3 :140737284520087:3 :140737284520090:3 :140737284520094:3 :140737284520378:3 :140737284520383:3 :140737284520387:3 :140737284520392:3 :140737284520396:3 :140737284520398:3 :140737284520400:3 :140737284520404:3 :140737284520411:3 :140737284520413:3 :140737284520416:3 :140737284520422:3 :140737284520427:3 :140737284520431:3 :140737284520436:3 :140737284520442:3 :140737284520448:3 :140737284520452:3 :140737284520456:3 :140737284520460:3 :140737284520466:3 :140737284520470:3 :140737284520474:3 :140737284520482:3 :140737284520486:3 :140737284520490:3 :140737284520494:3 :140737284520496:3 :140737284520499:3 :140737284520501:3 :140737284520503:3 :140737284520505:3 :140737284520509:3 :140737284520511:2 :140737284520515:3 :140737284520520:3 :140737284520524:3 :140737284520529:3 :140737284520535:3 :140737284520537:3 :140737284520541:3 :140737284520543:2 :140737284520547:2 :140737284520551:2 :140737284520576:1 :140737284520580:1 :140737284520590:1 :140737284520592:1 :140737284520597:1 :140737284520601:1 :140737284520606:1 :140737284520610:1 :140737284520612:1 :140737284520614:1 :140737284520619:1 :140737284520623:1 :140737284520629:1 :140737284520631:1 :140737284520641:1 :140737284520651:1 :140737284520656:1 :140737284520660:1 :140737284520665:1 :140737284520671:1 :140737284520673:1 :140737340791056:11 :140737340791060:11 :140737340791062:11 :140737340791065:11 :140737340791067:11 :140737340791073:11 :140737340791075:11 :140737340791081:11 :140737340791082:11 :140737340791087:11 :140737340791088:11 :140737340791094:11 :140737340791099:11 :140737340791101:11 :140737340791105:11 :140737340791108:11 :140737340791111:11 :140737340791115:11 :140737340791118:11 :140737340791120:11 :140737340791123:11 :140737340791125:11 :140737340791199:11 :140737340791203:11 :140737340791207:11 :140737340791211:11 :140737340791214:11 :140737340791220:11 :140737340791223:11 :140737340791225:11 :140737340791228:11 :140737340791231:11 :140737340791233:11 :140737340791236:11 :140737340791241:11 :140737340791243:11 :140737340791245:11 :140737340791249:11 :140737340791252:11 :140737340791257:11 :140737340791262:11 :140737340791266:11 :140737340791268:11 :140737340791274:11 :140737340791276:11 :140737340791279:11 :140737340791360:11 :140737340791364:11 :140737340791369:11 :140737340791373:11 :140737340791376:11 :140737340791378:11 :140737340791380:11 :140737340791382:11 :140737340791385:11 :140737340791386:11 :140737340791387:11 :140737340791390:11 :140737340791392:11 :140737340791394:11 :140737340791396:11 :140737340791399:11 :140737340791401:11
sssp-com-Youtube/fingerprint/footprint_pieces/segment.6 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284514384:3 :140737284514388:3 :140737284519808:1 :140737284519810:1 :140737284519816:1 :140737284519820:1 :140737284519823:1 :140737284519827:1 :140737284519829:1 :140737284519832:1 :140737284519835:1 :140737284519839:1 :140737284519842:1 :140737284519845:1 :140737284519848:1 :140737284519856:1 :140737284519859:1 :140737284519863:1 :140737284519867:1 :140737284519873:34222 :140737284519880:34222 :140737284519884:34222 :140737284519887:34222 :140737284519889:34221 :140737284519894:34221 :140737284519897:34221 :140737284519899:34221 :140737284519902:34221 :140737284519904:34221 :140737284519907:34221 :140737284519912:709330 :140737284519916:709330 :140737284519920:709330 :140737284519922:741393 :140737284519926:741393 :140737284519930:741392 :140737284519935:741392 :140737284519937:709329 :140737284519941:709329 :140737284519944:709329 :140737284519948:709329 :140737284519951:709329 :140737284519955:709330 :140737284520048:34221 :140737284520051:34221 :140737284520054:34221 :140737284520057:34221 :140737284520061:34221 :140737284520064:34221 :140737284520067:34221 :140737284520071:34221 :140737284520077:1 :140737284520080:1 :140737284520084:1 :140737284520087:1 :140737284520090:1 :140737284520094:1 :140737284520378:1 :140737284520383:1 :140737284520387:1 :140737284520392:1 :140737284520396:1 :140737284520398:1 :140737284520400:1 :140737284520404:1 :140737284520411:1 :140737284520413:1 :140737284520416:1 :140737284520422:1 :140737284520427:1 :140737284520431:1 :140737284520436:1 :140737284520442:1 :140737284520448:1 :140737284520452:1 :140737284520456:1 :140737284520460:1 :140737284520466:1 :140737284520470:1 :140737284520474:1 :140737284520482:1 :140737284520486:1 :140737284520490:1 :140737284520494:1 :140737284520496:1 :140737284520499:1 :140737284520501:1 :140737284520503:1 :140737284520505:1 :140737284520509:1 :140737284520511:1 :140737284520515:1 :140737284520520:1 :140737284520524:1 :140737284520529:1 :140737284520535:1 :140737284520537:1 :140737284520541:1 :140737284520543:1 :140737284520547:1 :140737284520551:1 :140737340791056:3 :140737340791060:3 :140737340791062:3 :140737340791065:3 :140737340791067:3 :140737340791073:3 :140737340791075:3 :140737340791081:3 :140737340791082:3 :140737340791087:3 :140737340791088:3 :140737340791094:3 :140737340791099:3 :140737340791101:3 :140737340791105:3 :140737340791108:3 :140737340791111:3 :140737340791115:3 :140737340791118:3 :140737340791120:3 :140737340791123:3 :140737340791125:3 :140737340791199:3 :140737340791203:3 :140737340791207:3 :140737340791211:3 :140737340791214:3 :140737340791220:3 :140737340791223:3 :140737340791225:3 :140737340791228:3 :140737340791231:3 :140737340791233:3 :140737340791236:3 :140737340791241:3 :140737340791243:3 :140737340791245:3 :140737340791249:3 :140737340791252:3 :140737340791257:3 :140737340791262:3 :140737340791266:3 :140737340791268:3 :140737340791274:3 :140737340791276:3 :140737340791279:3 :140737340791360:3 :140737340791364:3 :140737340791369:3 :140737340791373:3 :140737340791376:3 :140737340791378:3 :140737340791380:3 :140737340791382:3 :140737340791385:3 :140737340791386:3 :140737340791387:3 :140737340791390:3 :140737340791392:3 :140737340791394:3 :140737340791396:3 :140737340791399:3 :140737340791401:3
sssp-com-Youtube/fingerprint/footprint_pieces/segment.7 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:75367 :140737284519880:75367 :140737284519884:75367 :140737284519887:75367 :140737284519889:75367 :140737284519894:75367 :140737284519897:75367 :140737284519899:75367 :140737284519902:75367 :140737284519904:75367 :140737284519907:75367 :140737284519912:636174 :140737284519916:636174 :140737284519920:636174 :140737284519922:710614 :140737284519926:710614 :140737284519930:710615 :140737284519935:710615 :140737284519937:636175 :140737284519941:636175 :140737284519944:636175 :140737284519948:636174 :140737284519951:636174 :140737284519955:636174 :140737284520048:75367 :140737284520051:75367 :140737284520054:75367 :140737284520057:75367 :140737284520061:75367 :140737284520064:75367 :140737284520067:75367 :140737284520071:75367
sssp-com-Youtube/fingerprint/footprint_pieces/segment.8 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:146391 :140737284519880:146391 :140737284519884:146391 :140737284519887:146391 :140737284519889:146391 :140737284519894:146391 :140737284519897:146391 :140737284519899:146391 :140737284519902:146391 :140737284519904:146391 :140737284519907:146391 :140737284519912:510331 :140737284519916:510331 :140737284519920:510331 :140737284519922:656399 :140737284519926:656399 :140737284519930:656399 :140737284519935:656398 :140737284519937:510330 :140737284519941:510330 :140737284519944:510330 :140737284519948:510331 :140737284519951:510331 :140737284519955:510331 :140737284520048:146391 :140737284520051:146391 :140737284520054:146391 :140737284520057:146391 :140737284520061:146391 :140737284520064:146391 :140737284520067:146391 :140737284520071:146391
sssp-com-Youtube/fingerprint/footprint_pieces/segment.9 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:269677 :140737284519880:269677 :140737284519884:269677 :140737284519887:269677 :140737284519889:269677 :140737284519894:269677 :140737284519897:269677 :140737284519899:269677 :140737284519902:269677 :140737284519904:269677 :140737284519907:269677 :140737284519912:292125 :140737284519916:292125 :140737284519920:292125 :140737284519922:561753 :140737284519926:561753 :140737284519930:561753 :140737284519935:561753 :140737284519937:292125 :140737284519941:292125 :140737284519944:292125 :140737284519948:292125 :140737284519951:292125 :140737284519955:292125 :140737284520048:269677 :140737284520051:269677 :140737284520054:269677 :140737284520057:269677 :140737284520061:269677 :140737284520064:269677 :140737284520067:269677 :140737284520071:269677
sssp-com-Youtube/fingerprint/pieces/bbfp ADDED
@@ -0,0 +1,16 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ T:1:1110124 :2:832593 :3:1110124 :4:834684 :5:2222864 :6:1669368 :7:2220243
2
+ T:8:84276 :1:1253364 :2:876816 :3:1169088 :4:717685 :5:2125224 :6:1435374 :7:2338168 :9:5
3
+ T:8:848762 :1:2068984 :2:915165 :3:1220220 :4:296841 :10:2 :5:1615896 :6:593682 :7:2440448
4
+ T:8:4999998 :11:2 :1:5000000
5
+ T:8:4999998 :11:2 :1:5000000
6
+ T:12:22 :13:4 :14:3 :15:4 :16:33 :8:4527408 :11:2 :1:4534292 :2:5163 :3:6884 :4:209076 :5:284332 :6:418157 :7:13760 :17:18 :18:9 :19:9 :20:24 :21:51 :22:6 :23:8 :24:3 :25:12 :26:6 :27:3 :28:3 :29:3 :30:4 :31:5 :32:3 :33:231 :34:11 :35:55 :36:99 :37:66 :38:22 :39:22 :40:66 :41:121
7
+ T:12:6 :15:2 :16:11 :8:4 :1:136888 :2:102663 :3:136884 :4:2127990 :5:2965570 :6:4255974 :42:1 :7:273768 :17:6 :18:3 :19:3 :20:8 :21:17 :22:2 :23:4 :25:4 :26:3 :33:63 :34:3 :35:15 :36:27 :37:18 :38:6 :39:6 :40:18 :41:33
8
+ T:1:301468 :2:226101 :3:301468 :4:1908522 :5:2842456 :43:2 :6:3817047 :7:602936
9
+ T:1:585564 :2:439173 :3:585564 :4:1530993 :5:2625595 :6:3061980 :44:3 :7:1171128
10
+ T:1:1078708 :2:809031 :3:1078708 :4:876375 :5:2247011 :45:1 :6:1752750 :7:2157416
11
+ T:8:84276 :1:1240500 :2:867168 :3:1156224 :4:734754 :5:2135121 :45:1 :6:1469508 :7:2312448
12
+ T:8:430140 :1:1770010 :2:1004901 :3:1339868 :4:331290 :5:1781464 :46:3 :6:662580 :7:2679744
13
+ T:12:6 :15:2 :16:11 :8:3334632 :1:3361532 :47:2 :2:20178 :3:26904 :4:733736 :5:1001484 :6:1467474 :7:53800 :17:6 :18:3 :19:3 :20:8 :21:17 :22:2 :23:4 :25:4 :26:3 :33:63 :34:3 :35:15 :36:27 :37:18 :38:6 :39:6 :40:18 :41:33
14
+ T:1:282200 :2:211650 :3:282200 :4:1934244 :48:1 :5:2856816 :6:3868489 :7:564400
15
+ T:1:483152 :2:362364 :3:483152 :4:1667013 :5:2703984 :6:3334026 :49:5 :7:966304
16
+ T:1:721226 :2:540918 :3:721224 :4:870930 :5:1882212 :6:1741854 :7:1442456
sssp-com-Youtube/fingerprint/pieces/segment.0 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:1110124 :140737284519889:832593 :140737284519899:1110124 :140737284519912:834684 :140737284519922:2222864 :140737284519937:1669368 :140737284520048:2220243
sssp-com-Youtube/fingerprint/pieces/segment.1 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:84276 :140737284519873:1253364 :140737284519889:876816 :140737284519899:1169088 :140737284519912:717685 :140737284519922:2125224 :140737284519937:1435374 :140737284520048:2338168 :140737284520057:5
sssp-com-Youtube/fingerprint/pieces/segment.10 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:84276 :140737284519873:1240500 :140737284519889:867168 :140737284519899:1156224 :140737284519912:734754 :140737284519922:2135121 :140737284519935:1 :140737284519937:1469508 :140737284520048:2312448
sssp-com-Youtube/fingerprint/pieces/segment.11 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:430140 :140737284519873:1770010 :140737284519889:1004901 :140737284519899:1339868 :140737284519912:331290 :140737284519922:1781464 :140737284519926:3 :140737284519937:662580 :140737284520048:2679744
sssp-com-Youtube/fingerprint/pieces/segment.12 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284514384:6 :140737284519808:2 :140737284519816:11 :140737284519856:3334632 :140737284519873:3361532 :140737284519884:2 :140737284519889:20178 :140737284519899:26904 :140737284519912:733736 :140737284519922:1001484 :140737284519937:1467474 :140737284520048:53800 :140737284520077:6 :140737284520378:3 :140737284520392:3 :140737284520400:8 :140737284520436:17 :140737284520505:2 :140737284520511:4 :140737284520529:4 :140737284520543:3 :140737340791056:63 :140737340791125:3 :140737340791199:15 :140737340791220:27 :140737340791245:18 :140737340791268:6 :140737340791276:6 :140737340791360:18 :140737340791380:33
sssp-com-Youtube/fingerprint/pieces/segment.13 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:282200 :140737284519889:211650 :140737284519899:282200 :140737284519912:1934244 :140737284519920:1 :140737284519922:2856816 :140737284519937:3868489 :140737284520048:564400
sssp-com-Youtube/fingerprint/pieces/segment.14 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:483152 :140737284519889:362364 :140737284519899:483152 :140737284519912:1667013 :140737284519922:2703984 :140737284519937:3334026 :140737284519941:5 :140737284520048:966304
sssp-com-Youtube/fingerprint/pieces/segment.15 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:721226 :140737284519889:540918 :140737284519899:721224 :140737284519912:870930 :140737284519922:1882212 :140737284519937:1741854 :140737284520048:1442456
sssp-com-Youtube/fingerprint/pieces/segment.2 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:848762 :140737284519873:2068984 :140737284519889:915165 :140737284519899:1220220 :140737284519912:296841 :140737284519916:2 :140737284519922:1615896 :140737284519937:593682 :140737284520048:2440448
sssp-com-Youtube/fingerprint/pieces/segment.3 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:4999998 :140737284519863:2 :140737284519873:5000000
sssp-com-Youtube/fingerprint/pieces/segment.4 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519856:4999998 :140737284519863:2 :140737284519873:5000000
sssp-com-Youtube/fingerprint/pieces/segment.5 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284514384:22 :140737284519785:4 :140737284519805:3 :140737284519808:4 :140737284519816:33 :140737284519856:4527408 :140737284519863:2 :140737284519873:4534292 :140737284519889:5163 :140737284519899:6884 :140737284519912:209076 :140737284519922:284332 :140737284519937:418157 :140737284520048:13760 :140737284520077:18 :140737284520378:9 :140737284520392:9 :140737284520400:24 :140737284520436:51 :140737284520505:6 :140737284520511:8 :140737284520515:3 :140737284520529:12 :140737284520543:6 :140737284520576:3 :140737284520592:3 :140737284520606:3 :140737284520614:4 :140737284520631:5 :140737284520665:3 :140737340791056:231 :140737340791125:11 :140737340791199:55 :140737340791220:99 :140737340791245:66 :140737340791268:22 :140737340791276:22 :140737340791360:66 :140737340791380:121
sssp-com-Youtube/fingerprint/pieces/segment.6 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284514384:6 :140737284519808:2 :140737284519816:11 :140737284519856:4 :140737284519873:136888 :140737284519889:102663 :140737284519899:136884 :140737284519912:2127990 :140737284519922:2965570 :140737284519937:4255974 :140737284519955:1 :140737284520048:273768 :140737284520077:6 :140737284520378:3 :140737284520392:3 :140737284520400:8 :140737284520436:17 :140737284520505:2 :140737284520511:4 :140737284520529:4 :140737284520543:3 :140737340791056:63 :140737340791125:3 :140737340791199:15 :140737340791220:27 :140737340791245:18 :140737340791268:6 :140737340791276:6 :140737340791360:18 :140737340791380:33
sssp-com-Youtube/fingerprint/pieces/segment.7 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:301468 :140737284519889:226101 :140737284519899:301468 :140737284519912:1908522 :140737284519922:2842456 :140737284519930:2 :140737284519937:3817047 :140737284520048:602936
sssp-com-Youtube/fingerprint/pieces/segment.8 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:585564 :140737284519889:439173 :140737284519899:585564 :140737284519912:1530993 :140737284519922:2625595 :140737284519937:3061980 :140737284519948:3 :140737284520048:1171128
sssp-com-Youtube/fingerprint/pieces/segment.9 ADDED
@@ -0,0 +1 @@
 
 
1
+ T:140737284519873:1078708 :140737284519889:809031 :140737284519899:1078708 :140737284519912:876375 :140737284519922:2247011 :140737284519935:1 :140737284519937:1752750 :140737284520048:2157416
sssp-com-Youtube/fingerprint/run_0/PARAMS.in ADDED
@@ -0,0 +1,268 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ # File : PARAMS.golden_cove
2
+ # Date : 02/27/25
3
+ # Description : Golden Cove Configuration
4
+ # Author : Surim Oh <[email protected]>
5
+ #
6
+ # Based on documentation found here:
7
+ # https://en.wikipedia.org/wiki/Golden_Cove
8
+ # https://en.wikichip.org/wiki/intel/microarchitectures/golden_cove
9
+ # https://www.anandtech.com/show/16881/a-deep-dive-into-intels-alder-lake-microarchitectures/3
10
+
11
+ ## Simulation Parameters
12
+ --mode full
13
+ --model cmp
14
+ --sim_limit none
15
+
16
+ ## Core Parameters
17
+
18
+ # Femptoseconds, 3.2GHz, used for energy estimates.
19
+ --chip_cycle_time 312500
20
+
21
+
22
+ ### Fetch Stage
23
+ --fetch_off_path_ops 1
24
+
25
+ #### ICache
26
+ --icache_size 32768
27
+ --icache_assoc 8
28
+ --icache_line_size 64
29
+
30
+ ### Uop Cache
31
+ # inclusive w/ L1i
32
+ --uop_cache_enable 1
33
+ --uop_cache_width 8
34
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
35
+ --uop_cache_assoc 8
36
+ --iprf_on_uop_cache_hit 1
37
+
38
+ ### Branch Predictor
39
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
40
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
41
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
42
+ --bp_mech tage64k
43
+
44
+
45
+ #### BTB
46
+
47
+ # TODO
48
+ # multi-level BTB
49
+ # 128 entry L0 BTB
50
+ # 6144 entry L1 BTB
51
+ # 12888 entry L2 BTB
52
+ # ~2 entry Return Stack
53
+ # roughly 2x8192 for now
54
+ # BTB model to use.
55
+ --btb_mech generic
56
+ --btb_entries 12288
57
+ --btb_assoc 4
58
+ --btb_main_latency 3
59
+ --btb_l0_present 1
60
+ --btb_l0_entries 128
61
+ --btb_l0_assoc 4
62
+ --btb_l0_latency 1
63
+ --btb_l1_present 1
64
+ --btb_l1_entries 6144
65
+ --btb_l1_assoc 4
66
+ --btb_l1_latency 2
67
+
68
+ # Allow the BTB to be updated by off path ops.
69
+ --btb_off_path_writes 1
70
+
71
+ # NT branches are not inserted in BTB, but do not trigger resteer
72
+ # since we continue without a control flow change
73
+ --perfect_nt_btb 0 # deprecated, effectively always true.
74
+
75
+ #### CRS
76
+
77
+ # Enable return stack
78
+ --enable_crs 1
79
+ --crs_entries 128
80
+ --crs_realistic 1
81
+
82
+ ### iBP
83
+ --enable_ibp 1 # Enable the indirect branch predictor
84
+ --ibtb_mech tc_tagged
85
+ # iBTB Model. tc_tagless, tc_tagged, tc_hybrid.
86
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
87
+ --tc_entries 4096
88
+ --tc_assoc 4
89
+
90
+ ### Decode Stage
91
+ --decode_width 6
92
+ --decode_cycles 5
93
+
94
+ ### Instruction Decode Queue
95
+ --idq_size 144
96
+
97
+ ### Map Stage
98
+ --map_cycles 5
99
+
100
+ # register renaming table
101
+ --reg_renaming_scheme 1
102
+ --reg_table_integer_physical_size 280
103
+ --reg_table_vector_physical_size 332
104
+
105
+ ### Issue Stage
106
+
107
+ # Max number of instructions to be renamed, and issued per cycle.
108
+ --issue_width 6
109
+
110
+ --rs_fill_width 0
111
+ # rs_sizes ~205 in total, and they are split into three different reservation stations (RS1, RS2, RS3) where each has 97, 70, 38 entries respectively
112
+ # original architecture
113
+ # RS1 connected to port 0,1,5,6,10
114
+ # RS2 connected to port 2,3,11
115
+ # RS3 connected to port 7,8,4,9
116
+ # scarab does not split ST AGU port and ST port, merge them
117
+ # adjusted architecture to scarab ST AGU (port 4 and 9 removed. rs_size reduced to 186 from 205)
118
+ # RS1 connected to port 0,1,4,5,8
119
+ # RS2 connected to port 2,3,9
120
+ # RS3 connected to port 6,7 (port 4,9 removed, entries reduced to 19 from 38)
121
+ --rs_sizes 97 70 19
122
+ --rs_connections b0100110011 b1000001100 b0011000000
123
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
124
+
125
+ ### Exec Stage
126
+
127
+ ### DCache
128
+ --dcache_size 49152
129
+ --dcache_read_ports 1
130
+ --dcache_write_ports 1
131
+ --dcache_banks 8
132
+ --dcache_assoc 12
133
+ --dcache_line_size 64
134
+ --dcache_cycles 5
135
+
136
+ ### Reorder/Retire Stage
137
+
138
+ # Max number of instructions to be retired per cycle.
139
+ --node_ret_width 8
140
+ --node_table_size 512
141
+
142
+ # Do not keep stores in RSVs on cache misses; TODO: confirm what this knob does
143
+ --stores_do_not_block_window 1
144
+
145
+ # TODO: confirm what this knob does
146
+ --prefs_do_not_block_window 1
147
+
148
+
149
+ ## Uncore
150
+
151
+ ### Mid-level cache
152
+
153
+ # Enable use of a midlevel cache between i/d and L1
154
+ # client 1.25 MiB (1310720 bytes) per core, 8-way, 15 cycles
155
+ # server 2 MiB (2097000 bytes) per core, 8-way, 16 cycles
156
+ --mlc_present 1
157
+ --mlc_size 2097000
158
+ --mlc_assoc 8
159
+ --mlc_cycles 16
160
+
161
+
162
+ ### LLC
163
+ # 3 MiB per core, 16-way
164
+ --l1_size 3145728
165
+ --l1_banks 8
166
+ --l1_cycles 36 // just a guess
167
+ --l1_assoc 16
168
+ --l1_line_size 64
169
+ --l1_interleave_factor 64
170
+
171
+
172
+ ### prefetcher
173
+ # Kept same as Kaby Lake
174
+ --pref_framework_on 1
175
+ --pref_stream_on 1
176
+ --pref_train_on_pref_misses 0
177
+ --pref_oracle_train 0
178
+ --pref_ul1req_queue_overwrite_on_full 1
179
+
180
+ --stream_length 64
181
+ --stream_prefetch_n 4
182
+ --stream_start_dis 1
183
+ --stream_train_num 4
184
+ --stream_create_on_dc_miss 0
185
+ --stream_create_on_l1_miss 1
186
+
187
+ --pref_throttlefb_on=1
188
+ --pref_acc_thresh_1=0.75
189
+ --pref_acc_thresh_2=0.4
190
+ --pref_acc_thresh_3=0.4
191
+ --pref_timely_thresh=0.01
192
+ --pref_polpf_thresh=0.005
193
+ --pref_update_interval=8192
194
+
195
+ --mem_req_buffer_pref_watermark 4
196
+ --promote_to_higher_priority_mem_req_type 1
197
+
198
+ ### Memory
199
+ # Kept same as Kaby Lake
200
+ --addr_translation random
201
+
202
+ --mem_priority_ifetch 0
203
+ --mem_priority_dfetch 1
204
+ --mem_priority_dstore 2
205
+ --mem_priority_iprf 3
206
+ --mem_priority_dprf 4
207
+ --mem_priority_wb 5
208
+ --mem_priority_wb_nodirty 5
209
+
210
+ --mem_req_buffer_entries 32
211
+ --bus_width_in_bytes 8
212
+
213
+ --ramulator_standard DDR4
214
+ --ramulator_speed DDR4_2400R
215
+ --ramulator_org DDR4_8Gb_x8
216
+ --ramulator_channels 1
217
+ --ramulator_ranks 1
218
+ --ramulator_bankgroups 4
219
+ --ramulator_banks 4
220
+ --ramulator_chip_width 8
221
+ --ramulator_rows 65536
222
+ --ramulator_cols 1024
223
+ --ramulator_scheduling_policy FRFCFS_Cap
224
+ --ramulator_readq_entries 32
225
+ --ramulator_writeq_entries 32
226
+ --ramulator_record_cmd_trace FALSE
227
+ --ramulator_print_cmd_trace FALSE
228
+ --ramulator_tCK 833333
229
+ --ramulator_tCL 16
230
+ --ramulator_tCCD 6
231
+ --ramulator_tCCDS 4
232
+ --ramulator_tCCDL 6
233
+ --ramulator_tCWL 12
234
+ --ramulator_tBL 4
235
+ --ramulator_tWTR 9
236
+ --ramulator_tWTRS 3
237
+ --ramulator_tWTRL 9
238
+ --ramulator_tRP 16
239
+ --ramulator_tRPpb 16
240
+ --ramulator_tRPab 16
241
+ --ramulator_tRCD 16
242
+ --ramulator_tRCDR 16
243
+ --ramulator_tRCDW 16
244
+ --ramulator_tRAS 39
245
+ --dram_tech_in_nm 32
246
+
247
+ ## Other
248
+
249
+
250
+ ### Debug
251
+ --debug_inst_start 0
252
+ --debug_inst_stop -1
253
+ --debug_cycle_start 0
254
+ --debug_cycle_stop -1
255
+
256
+
257
+ ## Stats and Params
258
+ --dump_params 1
259
+ --dump_stats 1
260
+ --dump_trace 0
261
+
262
+ ####################################
263
+ --set_off_path_confirmed 1
264
+
265
+ --order_beyond_bus 1
266
+
267
+ --mem_ooo_stores 1
268
+ --mem_obey_store_dep 1
sssp-com-Youtube/fingerprint/run_0/PARAMS.out ADDED
@@ -0,0 +1,1102 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ --mode trace_bbv_distributed
2
+ --model cmp
3
+ --frontend memtrace
4
+ --sim_limit none
5
+ --memtrace_roi_begin 1
6
+ --memtrace_roi_end 10000000
7
+ --use_fetched_count 1
8
+ --dump_params 1
9
+ --dump_stats 1
10
+ --dump_trace 0
11
+ --trace_bbv_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.0
12
+ --trace_footprint_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.0
13
+ --segment_instr_count 10000000
14
+ --mlc_present 1
15
+ --mlc_size 2097000
16
+ --mlc_assoc 8
17
+ --mlc_cycles 16
18
+ --l1_size 3145728
19
+ --l1_assoc 16
20
+ --l1_line_size 64
21
+ --l1_cycles 36 // just a guess
22
+ --l1_banks 8
23
+ --l1_interleave_factor 64
24
+ --addr_translation random
25
+ --icache_size 32768
26
+ --icache_assoc 8
27
+ --icache_line_size 64
28
+ --uop_cache_enable 1
29
+ --uop_cache_width 8
30
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
31
+ --uop_cache_assoc 8
32
+ --iprf_on_uop_cache_hit 1
33
+ --dcache_size 49152
34
+ --dcache_assoc 12
35
+ --dcache_line_size 64
36
+ --dcache_cycles 5
37
+ --dcache_read_ports 1
38
+ --dcache_write_ports 1
39
+ --dcache_banks 8
40
+ --mem_ooo_stores 1
41
+ --mem_obey_store_dep 1
42
+ --mem_req_buffer_entries 32
43
+ --mem_priority_ifetch 0
44
+ --mem_priority_dfetch 1
45
+ --mem_priority_dstore 2
46
+ --mem_priority_iprf 3
47
+ --mem_priority_dprf 4
48
+ --mem_priority_wb 5
49
+ --mem_priority_wb_nodirty 5
50
+ --promote_to_higher_priority_mem_req_type 1
51
+ --mem_req_buffer_pref_watermark 4
52
+ --order_beyond_bus 1
53
+ --set_off_path_confirmed 1
54
+ --ramulator_standard DDR4
55
+ --ramulator_speed DDR4_2400R
56
+ --ramulator_org DDR4_8Gb_x8
57
+ --ramulator_channels 1
58
+ --ramulator_ranks 1
59
+ --ramulator_bankgroups 4
60
+ --ramulator_banks 4
61
+ --ramulator_chip_width 8
62
+ --bus_width_in_bytes 8
63
+ --ramulator_rows 65536
64
+ --ramulator_cols 1024
65
+ --ramulator_scheduling_policy FRFCFS_Cap
66
+ --ramulator_readq_entries 32
67
+ --ramulator_writeq_entries 32
68
+ --ramulator_record_cmd_trace FALSE
69
+ --ramulator_print_cmd_trace FALSE
70
+ --ramulator_tCK 833333
71
+ --ramulator_tCL 16
72
+ --ramulator_tCCD 6
73
+ --ramulator_tCCDS 4
74
+ --ramulator_tCCDL 6
75
+ --ramulator_tCWL 12
76
+ --ramulator_tBL 4
77
+ --ramulator_tWTR 9
78
+ --ramulator_tWTRS 3
79
+ --ramulator_tWTRL 9
80
+ --ramulator_tRP 16
81
+ --ramulator_tRPpb 16
82
+ --ramulator_tRPab 16
83
+ --ramulator_tRCD 16
84
+ --ramulator_tRCDR 16
85
+ --ramulator_tRCDW 16
86
+ --ramulator_tRAS 39
87
+ --dram_tech_in_nm 32
88
+ --chip_cycle_time 312500
89
+ --issue_width 6
90
+ --rs_fill_width 0
91
+ --node_table_size 512
92
+ --node_ret_width 8
93
+ --decode_width 6
94
+ --idq_size 144
95
+ --reg_renaming_scheme 1
96
+ --reg_table_integer_physical_size 280
97
+ --reg_table_vector_physical_size 332
98
+ --rs_sizes 97 70 19
99
+ --rs_connections b0100110011 b1000001100 b0011000000
100
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
101
+ --decode_cycles 5
102
+ --map_cycles 5
103
+ --fetch_off_path_ops 1
104
+ --stores_do_not_block_window 1
105
+ --prefs_do_not_block_window 1
106
+ --cbp_trace_r0 /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
107
+ --debug_cycle_start 0
108
+ --debug_cycle_stop -1
109
+ --debug_inst_start 0
110
+ --debug_inst_stop -1
111
+ --perfect_nt_btb 0 # deprecated, effectively always true.
112
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
113
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
114
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
115
+ --bp_mech tage64k
116
+ --btb_mech generic
117
+ --btb_entries 12288
118
+ --btb_assoc 4
119
+ --btb_off_path_writes 1
120
+ --btb_main_latency 3
121
+ --btb_l0_present 1
122
+ --btb_l0_entries 128
123
+ --btb_l0_assoc 4
124
+ --btb_l0_latency 1
125
+ --btb_l1_present 1
126
+ --btb_l1_entries 6144
127
+ --btb_l1_assoc 4
128
+ --btb_l1_latency 2
129
+ --enable_crs 1
130
+ --crs_entries 128
131
+ --crs_realistic 1
132
+ --enable_ibp 1 # Enable the indirect branch predictor
133
+ --ibtb_mech tc_tagged
134
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
135
+ --tc_entries 4096
136
+ --tc_assoc 4
137
+ --pref_stream_on 1
138
+ --stream_prefetch_n 4
139
+ --stream_start_dis 1
140
+ --stream_length 64
141
+ --stream_train_num 4
142
+ --stream_create_on_dc_miss 0
143
+ --stream_create_on_l1_miss 1
144
+ --pref_framework_on 1
145
+ --pref_ul1req_queue_overwrite_on_full 1
146
+ --pref_train_on_pref_misses 0
147
+ --pref_oracle_train_on 0
148
+ --pref_throttlefb_on 1
149
+ --pref_acc_thresh_1 0.75
150
+ --pref_acc_thresh_2 0.4
151
+ --pref_acc_thresh_3 0.4
152
+ --pref_update_interval 8192
153
+ --pref_timely_thresh 0.01
154
+ --pref_polpf_thresh 0.005
155
+ 1 1 1 1 1 1 1
156
+
157
+ --- Cut out everything below to use this file as PARAMS.in ---
158
+
159
+ Parameter status at compile time and values supplied on the command line:
160
+
161
+ SIM_MODE 0 trace_bbv_distributed
162
+ SIM_MODEL 0 cmp
163
+ FRONTEND FE_PIN_EXEC_DRIVEN memtrace
164
+ INST_LIMIT NULL
165
+ SIM_LIMIT "none" none
166
+ FORWARD_PROGRESS_LIMIT 100000000
167
+ FORWARD_PROGRESS_INTERVAL 10000
168
+ FAST_FORWARD 0
169
+ FAST_FORWARD_TRACE_INS 0
170
+ FAST_FORWARD_UNTIL_ADDR 0
171
+ MEMTRACE_ROI_BEGIN 0 1
172
+ MEMTRACE_ROI_END 0 10000000
173
+ FULL_WARMUP 0
174
+ WARMUP 0
175
+ HEARTBEAT_INTERVAL 1000000
176
+ NUM_HEARTBEATS 0
177
+ USE_FETCHED_COUNT FALSE 1
178
+ PERIODIC_DUMP FALSE
179
+ FILE_TAG ""
180
+ OUTPUT_DIR "."
181
+ STATUS_FILE NULL
182
+ BINDIR NULL
183
+ DUMP_PARAMS TRUE 1
184
+ DUMP_STATS TRUE 1
185
+ DUMP_TRACE FALSE 0
186
+ CLEAR_STATS "never"
187
+ STATS_TO_TRACE NULL
188
+ STAT_TRACE_FILE "stats.trace"
189
+ STAT_TRACE_INTERVAL "i:100000"
190
+ PIPEVIEW FALSE
191
+ PIPEVIEW_FILE "pipeview"
192
+ MEMVIEW FALSE
193
+ MEMVIEW_FILE "memview.out"
194
+ MEMVIEW_START "never"
195
+ INST_HASH_TABLE_SIZE 524288 const
196
+ STDOUT_FILE NULL
197
+ STDERR_FILE NULL
198
+ PIN_EXEC_DRIVEN_FE_SOCKET "./pin_exec_driven_fe_socket.temp"
199
+ PRINT_PID FALSE
200
+ USE_UNSURE_FREE_LISTS FALSE
201
+ OPTIMIZER2_MAX_NUM_SLAVES 64
202
+ OPTIMIZER2_PERFECT_MEMORYLESS FALSE
203
+ EXIT_COND 0
204
+ NUM_NOPS 0
205
+ NOPS_BB_START 0x5000000
206
+ IGNORE_BAR_FETCH FALSE
207
+ TRACE_BBV_OUTPUT NULL /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.0
208
+ TRACE_FOOTPRINT_OUTPUT "" /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.0
209
+ SEGMENT_INSTR_COUNT 0 10000000
210
+ ENABLE_SWPRF FALSE
211
+ MLC_PRESENT FALSE 1
212
+ MLC_SIZE (512 * 1024) 2097000
213
+ MLC_ASSOC 4 8
214
+ MLC_LINE_SIZE 64
215
+ MLC_CYCLES 12 16
216
+ PERFECT_MLC FALSE
217
+ MLC_READ_PORTS 1
218
+ MLC_WRITE_PORTS 1
219
+ MLC_BANKS 8
220
+ MLC_INTERLEAVE_FACTOR 64
221
+ MLC_CACHE_REPL_POLICY 0
222
+ MLC_WRITE_THROUGH FALSE
223
+ PREFETCH_UPDATE_LRU_MLC TRUE
224
+ FORCE_L1_MISS FALSE
225
+ L1_SIZE (4 * 1024 * 1024) 3145728
226
+ L1_ASSOC 8 16
227
+ L1_LINE_SIZE 64 64
228
+ L1_CYCLES 24 36 // just a guess
229
+ PERFECT_L1 FALSE
230
+ PRIVATE_L1 FALSE
231
+ L1_READ_PORTS 1
232
+ L1_WRITE_PORTS 1
233
+ L1_BANKS 8 8
234
+ L1_INTERLEAVE_FACTOR 64 64
235
+ L1_CACHE_REPL_POLICY 0
236
+ L1_WRITE_THROUGH FALSE
237
+ L1_IGNORE_WB FALSE
238
+ L1_USE_CORE_FREQ FALSE
239
+ MARK_L1_MISSES TRUE
240
+ PREFETCH_UPDATE_LRU_L1 TRUE
241
+ MEMORY_RANDOM_ADDR FALSE
242
+ VA_PAGE_SIZE_BYTES 4096
243
+ NUM_ADDR_NON_SIGN_EXTEND_BITS 48
244
+ ADDR_TRANSLATION 0 random
245
+ CONSTANT_MEMORY_LATENCY FALSE
246
+ MEMORY_CYCLES 100
247
+ STALL_MEM_REQS_ONLY FALSE
248
+ ICACHE_SIZE (64 * 1024) 32768
249
+ ICACHE_ASSOC 4 8
250
+ ICACHE_LINE_SIZE 64 64
251
+ PERFECT_ICACHE FALSE
252
+ ICACHE_READ_PORTS 1
253
+ ICACHE_WRITE_PORTS 1
254
+ ICACHE_BANKS 8
255
+ ICACHE_REPL 0
256
+ UOP_CACHE_ENABLE 1 1
257
+ UOP_CACHE_WIDTH 6 8
258
+ ALWAYS_LOOKUP_ICACHE 0
259
+ UOP_CACHE_INSERT_ONLY_ONPATH FALSE
260
+ UOP_CACHE_READ_PORTS 1
261
+ UOP_CACHE_LINES 384 512 # 8 x 512 = 4096 uops in total (~4K)
262
+ UOP_CACHE_ASSOC 8 8
263
+ UOP_CACHE_MAX_IMM_DISP_LINE 4
264
+ IPRF_ON_UOP_CACHE_HIT FALSE 1
265
+ UOP_CACHE_REPL 0
266
+ PRIORITY_LINE_STICKINESS_PERCENT 50
267
+ PW_PRIORITY_LIST_FILEPATH "pw_priority_list.csv"
268
+ NUM_PRIORITY_PWS 10
269
+ PRIORITIZE_PWS_AFTER_FIRST_STICKY_UNTIL_BACKEND_STALL FALSE
270
+ NO_REPL_AFTER_QUEUE_SIZE 0
271
+ FDIP_UC_SIZE 0
272
+ FDIP_UC_ASSOC 4
273
+ FDIP_UC_INSERT_REPLPOL 0
274
+ MAP_STAGE_CONSUME_FROM_ICACHE_AND_UOC_SAME_CYCLE TRUE
275
+ UOP_QUEUE_LENGTH 7
276
+ DCACHE_SIZE (64 * 1024) 49152
277
+ DCACHE_ASSOC 1 12
278
+ DCACHE_LINE_SIZE 64 64
279
+ DCACHE_CYCLES 2 5
280
+ PERFECT_DCACHE FALSE
281
+ DCACHE_READ_PORTS 8 1
282
+ DCACHE_WRITE_PORTS 1 1
283
+ DCACHE_BANKS 1 8
284
+ DCACHE_INTERLEAVE_FACTOR 4
285
+ DCACHE_REPL 0
286
+ DCACHE_REPL_PREF_THRESH 1
287
+ MEM_OOO_STORES TRUE 1
288
+ MEM_OBEY_STORE_DEP TRUE 1
289
+ PREF_INSERT_LRU FALSE
290
+ PREF_INSERT_MIDDLE FALSE
291
+ PREF_INSERT_LOWQTR FALSE
292
+ PREF_INSERT_DYNACC FALSE
293
+ MEM_REQ_BUFFER_ENTRIES 32 32
294
+ PRIVATE_MSHR_ON TRUE
295
+ MEM_PRIORITY_IFETCH 0 0
296
+ MEM_PRIORITY_DFETCH 0 1
297
+ MEM_PRIORITY_DSTORE 0 2
298
+ MEM_PRIORITY_IPRF 9 3
299
+ MEM_PRIORITY_UOCPRF 9
300
+ MEM_PRIORITY_FDIPPRFON 8
301
+ MEM_PRIORITY_FDIPPRFOFF 9
302
+ MEM_PRIORITY_DPRF 10 4
303
+ MEM_PRIORITY_WB 0 5
304
+ MEM_PRIORITY_WB_NODIRTY 0 5
305
+ PROMOTE_TO_HIGHER_PRIORITY_MEM_REQ_TYPE FALSE 1
306
+ MEM_REQ_BUFFER_PREF_WATERMARK 0 4
307
+ MEM_REQ_BUFFER_WB_VALVE 2
308
+ MEM_L1_FILL_QUEUE_ENTRIES 32
309
+ MEM_BUS_OUT_QUEUE_PARTITION_ENABLE FALSE
310
+ MEM_MEM_QUEUE_PARTITION_ENABLE FALSE
311
+ MEM_BUS_OUT_QUEUE_AS_FIFO TRUE
312
+ OLDEST_FIRST_TO_MEM_QUEUE TRUE
313
+ ROUND_ROBIN_TO_MEM_QUEUE FALSE
314
+ ONE_CORE_FIRST_TO_MEM_QUEUE FALSE
315
+ ONE_CORE_FIRST_TO_MEM_QUEUE_TH 0
316
+ L1_CYCLE_TIME 312500
317
+ MLCQ_TO_L1Q_TRANSFER_LATENCY 1
318
+ L1Q_TO_FSB_TRANSFER_LATENCY 1
319
+ PRIORITIZE_PREFETCHES_WITH_UNIQUE FALSE
320
+ KICKOUT_PREFETCHES FALSE
321
+ KICKOUT_LOOK_FOR_OLDEST_FIRST FALSE
322
+ KICKOUT_OLDEST_PREFETCH FALSE
323
+ KICKOUT_OLDEST_PREFETCH_WITHIN_BANK FALSE
324
+ ORDER_BEYOND_BUS FALSE 1
325
+ ALL_FIFO_QUEUES FALSE
326
+ QUEUE_MLC_SIZE 0
327
+ QUEUE_L1_SIZE 0
328
+ QUEUE_BUS_OUT_SIZE 0
329
+ QUEUE_CORE_FILL_SIZE 0
330
+ ALLOW_TYPE_MATCHES FALSE
331
+ STREAM_PREFETCH_ON FALSE
332
+ DC_PREF_CACHE_ENABLE FALSE
333
+ DC_PREF_CACHE_CYCLE 0
334
+ PREF_INSERT_DCACHE_IMM TRUE
335
+ DC_PREF_CACHE_SIZE (64 * 1024)
336
+ DC_PREF_CACHE_ASSOC 4
337
+ DC_PREF_ONLY_L1HIT FALSE
338
+ PREF_CACHE_USE_RDY_CYCLE FALSE
339
+ IC_PREF_CACHE_ENABLE FALSE
340
+ IC_PREF_CACHE_SIZE (64 * 1024)
341
+ IC_PREF_CACHE_ASSOC 4
342
+ L1_PREF_CACHE_ENABLE FALSE
343
+ L1_PREF_CACHE_SIZE (1024 * 1024)
344
+ L1_PREF_CACHE_ASSOC 8
345
+ SET_OFF_PATH_CONFIRMED FALSE 1
346
+ USE_CONFIRMED_OFF FALSE
347
+ PREFCACHE_MOVE_OFFPATH FALSE
348
+ CACHE_STAT_ENABLE FALSE
349
+ PREF_DCACHE_HIT_FILL_L1 TRUE
350
+ PREF_ICACHE_HIT_FILL_L1 TRUE
351
+ CRITICAL_ACCESS_PLOT_ENABLE FALSE
352
+ CRITICAL_ACCESS_PLOT_FILE "critical_access_plot.dat"
353
+ ROUND_ROBIN_TO_L1 FALSE
354
+ PREF_I_TOGETHER FALSE
355
+ ONE_MORE_CACHE_LINE_ENABLE FALSE
356
+ L1_STATIC_PARTITION_ENABLE 0
357
+ L1_STATIC_PARTITION NULL
358
+ L1_DYNAMIC_PARTITION_ENABLE FALSE
359
+ L1_DYNAMIC_PARTITION_POLICY 0
360
+ PARTITION_UMON_DSS_PREF_ENABLE FALSE
361
+ L1_CACHE_HIT_POSITION_COLLECT FALSE
362
+ L1_PART_ON FALSE
363
+ L1_PART_TRIGGER "c:1000000"
364
+ L1_PART_START "t:0"
365
+ L1_PART_WARMUP FALSE
366
+ L1_PART_SHADOW_WARMUP FALSE
367
+ L1_PART_METRIC 0
368
+ L1_PART_SEARCH 0
369
+ L1_PART_USE_STALLING TRUE
370
+ L1_PART_FILL_DELAY 0
371
+ L1_SHADOW_TAGS_MODULO 1
372
+ HIER_MSHR_ON FALSE
373
+ PERF_PRED_ENABLE FALSE
374
+ PERF_PRED_MECH PERF_PRED_CP
375
+ PERF_PRED_REQ_LATENCY_MECH PERF_PRED_REQ_LATENCY_MECH_REQ_LATENCY
376
+ PERF_PRED_COUNT_ALL FALSE
377
+ PERF_PRED_COUNT_INST_MISSES TRUE
378
+ PERF_PRED_COUNT_PREFETCHES FALSE
379
+ PERF_PRED_COUNT_OFFPATH_REQS FALSE
380
+ PERF_PRED_COUNT_BW_REQS TRUE
381
+ PERF_PRED_UPDATE_MEM_REQ_TYPE FALSE
382
+ PERF_PRED_SLACK_PERIOD_SIZE 32
383
+ PERF_PRED_REQS_FINISH_AT_FILL FALSE
384
+ PERF_PRED_MEM_UTIL_VIA_BUS_BW FALSE
385
+ PERF_PRED_CHIP_UTIL_VIA_MEM_STALL FALSE
386
+ DUMB_MODEL_AVG_REQ_DISTANCE 100
387
+ DUMB_MODEL_RANDOMIZE_DISTANCE FALSE
388
+ DUMB_MODEL_AVG_REQ_DISTANCE_PER_CORE NULL
389
+ DUMB_MODEL_AVG_ROW_HITS 1
390
+ DUMB_MODEL_AVG_ROW_HITS_PER_CORE NULL
391
+ DUMB_MODEL_MLP 1
392
+ DUMB_MODEL_MLP_PER_CORE NULL
393
+ RAMULATOR_STANDARD "DDR4" DDR4
394
+ RAMULATOR_SPEED "DDR4_2400R" DDR4_2400R
395
+ RAMULATOR_ORG "DDR4_8Gb_x8" DDR4_8Gb_x8
396
+ RAMULATOR_CHANNELS 1 1
397
+ RAMULATOR_RANKS 1 1
398
+ RAMULATOR_BANKGROUPS 4 4
399
+ RAMULATOR_BANKS 4 4
400
+ RAMULATOR_CHIP_WIDTH 8 8
401
+ BUS_WIDTH_IN_BYTES 8 8
402
+ RAMULATOR_ROWS 65536 65536
403
+ RAMULATOR_COLS 1024 1024
404
+ RAMULATOR_SCHEDULING_POLICY "FRFCFS_Cap" FRFCFS_Cap
405
+ RAMULATOR_READQ_ENTRIES 32 32
406
+ RAMULATOR_WRITEQ_ENTRIES 32 32
407
+ RAMULATOR_REC_CMD_TRACE "off" FALSE
408
+ RAMULATOR_PRINT_CMD_TRACE "off" FALSE
409
+ RAMULATOR_USE_REST_OF_ADDR_AS_ROW_ADDR "on"
410
+ RAMULATOR_TCK 833333 833333
411
+ RAMULATOR_TCL 16 16
412
+ RAMULATOR_TCCD 6 6
413
+ RAMULATOR_TCCDS 4 4
414
+ RAMULATOR_TCCDL 6 6
415
+ RAMULATOR_TCWL 12 12
416
+ RAMULATOR_TBL 4 4
417
+ RAMULATOR_TWTR 9 9
418
+ RAMULATOR_TWTRS 3 3
419
+ RAMULATOR_TWTRL 9 9
420
+ RAMULATOR_TRP 16 16
421
+ RAMULATOR_TRPpb 16 16
422
+ RAMULATOR_TRPab 16 16
423
+ RAMULATOR_TRCD 16 16
424
+ RAMULATOR_TRCDR 16 16
425
+ RAMULATOR_TRCDW 16 16
426
+ RAMULATOR_TRAS 39 39
427
+ DRAM_TECH_IN_NM 32 32
428
+ DVFS_ON FALSE
429
+ DVFS_METRIC DVFS_METRIC_NUM_ELEMS
430
+ DVFS_CONFIGS NULL
431
+ DVFS_CONFIG_FILE NULL
432
+ DVFS_START "t:0"
433
+ DVFS_PERIOD "t:312500000000"
434
+ DVFS_LOG TRUE
435
+ DVFS_INDIVIDUAL_CORES FALSE
436
+ DVFS_CHIP_LEVEL FALSE
437
+ DVFS_STATIC NULL
438
+ DVFS_FORCE_CONFIG NULL
439
+ DVFS_REPLAY_CONFIG_TRACE NULL
440
+ DVFS_USE_ORACLE FALSE
441
+ DVFS_USE_BW_SHARING FALSE
442
+ DVFS_USE_DRAM_SHARING FALSE
443
+ DVFS_USE_STALL_TIME FALSE
444
+ DVFS_DRAM_SHARING_SOLVER_BIN NULL
445
+ DVFS_DRAM_SHARING_SOLVER_STRICT TRUE
446
+ DVFS_BW_SHARING_BUS_UTIL_THRESH 0.95
447
+ DVFS_BW_SHARING_MAX_REQS 28.0
448
+ DVFS_BW_SHARING_MAX_RW_COST 0.25
449
+ DVFS_BW_SHARING_NO_PREF_STALL TRUE
450
+ DVFS_BW_SHARING_CRIT_STATS TRUE
451
+ DVFS_COUNT_L1_ACCESS_STALL FALSE
452
+ NUM_CORES 1
453
+ CHIP_CYCLE_TIME 312500 312500
454
+ CORE_0_CYCLE_TIME 312500
455
+ CORE_1_CYCLE_TIME 312500
456
+ CORE_2_CYCLE_TIME 312500
457
+ CORE_3_CYCLE_TIME 312500
458
+ CORE_4_CYCLE_TIME 312500
459
+ CORE_5_CYCLE_TIME 312500
460
+ CORE_6_CYCLE_TIME 312500
461
+ CORE_7_CYCLE_TIME 312500
462
+ CORE_8_CYCLE_TIME 312500
463
+ CORE_9_CYCLE_TIME 312500
464
+ CORE_10_CYCLE_TIME 312500
465
+ CORE_11_CYCLE_TIME 312500
466
+ CORE_12_CYCLE_TIME 312500
467
+ CORE_13_CYCLE_TIME 312500
468
+ CORE_14_CYCLE_TIME 312500
469
+ CORE_15_CYCLE_TIME 312500
470
+ CORE_16_CYCLE_TIME 312500
471
+ CORE_17_CYCLE_TIME 312500
472
+ CORE_18_CYCLE_TIME 312500
473
+ CORE_19_CYCLE_TIME 312500
474
+ CORE_20_CYCLE_TIME 312500
475
+ CORE_21_CYCLE_TIME 312500
476
+ CORE_22_CYCLE_TIME 312500
477
+ CORE_23_CYCLE_TIME 312500
478
+ CORE_24_CYCLE_TIME 312500
479
+ CORE_25_CYCLE_TIME 312500
480
+ CORE_26_CYCLE_TIME 312500
481
+ CORE_27_CYCLE_TIME 312500
482
+ CORE_28_CYCLE_TIME 312500
483
+ CORE_29_CYCLE_TIME 312500
484
+ CORE_30_CYCLE_TIME 312500
485
+ CORE_31_CYCLE_TIME 312500
486
+ CORE_32_CYCLE_TIME 312500
487
+ CORE_33_CYCLE_TIME 312500
488
+ CORE_34_CYCLE_TIME 312500
489
+ CORE_35_CYCLE_TIME 312500
490
+ CORE_36_CYCLE_TIME 312500
491
+ CORE_37_CYCLE_TIME 312500
492
+ CORE_38_CYCLE_TIME 312500
493
+ CORE_39_CYCLE_TIME 312500
494
+ CORE_40_CYCLE_TIME 312500
495
+ CORE_41_CYCLE_TIME 312500
496
+ CORE_42_CYCLE_TIME 312500
497
+ CORE_43_CYCLE_TIME 312500
498
+ CORE_44_CYCLE_TIME 312500
499
+ CORE_45_CYCLE_TIME 312500
500
+ CORE_46_CYCLE_TIME 312500
501
+ CORE_47_CYCLE_TIME 312500
502
+ CORE_48_CYCLE_TIME 312500
503
+ CORE_49_CYCLE_TIME 312500
504
+ CORE_50_CYCLE_TIME 312500
505
+ CORE_51_CYCLE_TIME 312500
506
+ CORE_52_CYCLE_TIME 312500
507
+ CORE_53_CYCLE_TIME 312500
508
+ CORE_54_CYCLE_TIME 312500
509
+ CORE_55_CYCLE_TIME 312500
510
+ CORE_56_CYCLE_TIME 312500
511
+ CORE_57_CYCLE_TIME 312500
512
+ CORE_58_CYCLE_TIME 312500
513
+ CORE_59_CYCLE_TIME 312500
514
+ CORE_60_CYCLE_TIME 312500
515
+ CORE_61_CYCLE_TIME 312500
516
+ CORE_62_CYCLE_TIME 312500
517
+ CORE_63_CYCLE_TIME 312500
518
+ TOPDOWN_FU_EXEC_FEW 0
519
+ ISSUE_WIDTH 4 6
520
+ RS_FILL_WIDTH 8 0
521
+ NODE_TABLE_SIZE 256 512
522
+ NODE_RET_WIDTH 4 8
523
+ NODE_RETIRE_RATE 10
524
+ DECODE_WIDTH 4 6
525
+ IDQ_SIZE 140 144
526
+ REG_RENAMING_SCHEME 0 1
527
+ REG_TABLE_INTEGER_PHYSICAL_SIZE 256 280
528
+ REG_TABLE_VECTOR_PHYSICAL_SIZE 256 332
529
+ REG_TABLE_INTEGER_VIRTUAL_SIZE 256
530
+ REG_TABLE_VECTOR_VIRTUAL_SIZE 256
531
+ REG_RENAMING_MOVE_ELIMINATE FALSE
532
+ NODE_ISSUE_QUEUE_DISPATCH_SCHEME 0
533
+ NODE_ISSUE_QUEUE_SCHEDULE_SCHEME 0
534
+ ISSUE_QUEUE_PARALLEL_PICK FALSE
535
+ RS_SIZES "256" 97 70 19
536
+ RS_CONNECTIONS "xF" b0100110011 b1000001100 b0011000000
537
+ FU_TYPES "0, 0, 0, 0" b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
538
+ LSQ_ENABLE TRUE
539
+ LOAD_QUEUE_ENTRY_NUM 128
540
+ STORE_QUEUE_ENTRY_NUM 72
541
+ DECODE_CYCLES 1 5
542
+ MAP_CYCLES 1 5
543
+ ICACHE_LATENCY 3
544
+ EXTRA_REDIRECT_CYCLES 0
545
+ EXTRA_RECOVERY_CYCLES 0
546
+ EXTRA_CALLSYS_CYCLES 20 const
547
+ DIE_ON_CALLSYS FALSE
548
+ DIE_ON_RET_STALL_THRESH 0
549
+ DIE_ON_RET_STALL_CORE 0
550
+ DIE_ON_MEM_BLOCK_THRESH 0
551
+ DIE_ON_MEM_BLOCK_CORE 0
552
+ ICACHE_FETCH_ACROSS_FETCH_TARGET TRUE
553
+ UOP_CACHE_FETCH_ACROSS_FETCH_TARGET TRUE
554
+ FETCH_OFF_PATH_OPS TRUE 1
555
+ WP_COLLECT_STATS TRUE
556
+ OP_INV_DELAY 1
557
+ OP_NOP_DELAY 1
558
+ OP_CF_DELAY 1
559
+ OP_MOV_DELAY 1
560
+ OP_CMOV_DELAY 1
561
+ OP_LDA_DELAY 1
562
+ OP_ILD_DELAY 1
563
+ OP_IST_DELAY 1
564
+ OP_IADD_DELAY 1
565
+ OP_IMUL_DELAY 3
566
+ OP_IDIV_DELAY -20
567
+ OP_ICMP_DELAY 1
568
+ OP_LOGIC_DELAY 1
569
+ OP_SHIFT_DELAY 1
570
+ OP_FLD_DELAY 1
571
+ OP_FST_DELAY 1
572
+ OP_FCVT_DELAY 3
573
+ OP_FADD_DELAY 3
574
+ OP_FMUL_DELAY 5
575
+ OP_FMA_DELAY 5
576
+ OP_FDIV_DELAY -20
577
+ OP_FCMP_DELAY 3
578
+ OP_FCMOV_DELAY 1
579
+ OP_GATHER_DELAY 12
580
+ OP_SCATTER_DELAY 18
581
+ OP_PIPELINED_FAST_DELAY 2
582
+ OP_PIPELINED_MEDIUM_DELAY 5
583
+ OP_PIPELINED_SLOW_DELAY 10
584
+ OP_NOTPIPELINED_MEDIUM_DELAY -5
585
+ OP_NOTPIPELINED_SLOW_DELAY -20
586
+ OP_NOTPIPELINED_VERY_SLOW_DELAY -100
587
+ UNIFORM_OP_DELAY 0
588
+ STALL_ON_WAIT_MEM TRUE
589
+ STORES_DO_NOT_BLOCK_WINDOW FALSE 1
590
+ PREFS_DO_NOT_BLOCK_WINDOW FALSE 1
591
+ OBEY_REG_DEP TRUE
592
+ TRACK_L1_MISS_DEPS FALSE
593
+ CBP_TRACE_R0 NULL /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
594
+ CBP_TRACE_R1 NULL
595
+ CBP_TRACE_R2 NULL
596
+ CBP_TRACE_R3 NULL
597
+ CBP_TRACE_R4 NULL
598
+ CBP_TRACE_R5 NULL
599
+ CBP_TRACE_R6 NULL
600
+ CBP_TRACE_R7 NULL
601
+ CBP_TRACE_R8 NULL
602
+ CBP_TRACE_R9 NULL
603
+ CBP_TRACE_R10 NULL
604
+ CBP_TRACE_R11 NULL
605
+ CBP_TRACE_R12 NULL
606
+ CBP_TRACE_R13 NULL
607
+ CBP_TRACE_R14 NULL
608
+ CBP_TRACE_R15 NULL
609
+ CBP_TRACE_R16 NULL
610
+ CBP_TRACE_R17 NULL
611
+ CBP_TRACE_R18 NULL
612
+ CBP_TRACE_R19 NULL
613
+ CBP_TRACE_R20 NULL
614
+ CBP_TRACE_R21 NULL
615
+ CBP_TRACE_R22 NULL
616
+ CBP_TRACE_R23 NULL
617
+ CBP_TRACE_R24 NULL
618
+ CBP_TRACE_R25 NULL
619
+ CBP_TRACE_R26 NULL
620
+ CBP_TRACE_R27 NULL
621
+ CBP_TRACE_R28 NULL
622
+ CBP_TRACE_R29 NULL
623
+ CBP_TRACE_R30 NULL
624
+ CBP_TRACE_R31 NULL
625
+ CBP_TRACE_R32 NULL
626
+ CBP_TRACE_R33 NULL
627
+ CBP_TRACE_R34 NULL
628
+ CBP_TRACE_R35 NULL
629
+ CBP_TRACE_R36 NULL
630
+ CBP_TRACE_R37 NULL
631
+ CBP_TRACE_R38 NULL
632
+ CBP_TRACE_R39 NULL
633
+ CBP_TRACE_R40 NULL
634
+ CBP_TRACE_R41 NULL
635
+ CBP_TRACE_R42 NULL
636
+ CBP_TRACE_R43 NULL
637
+ CBP_TRACE_R44 NULL
638
+ CBP_TRACE_R45 NULL
639
+ CBP_TRACE_R46 NULL
640
+ CBP_TRACE_R47 NULL
641
+ CBP_TRACE_R48 NULL
642
+ CBP_TRACE_R49 NULL
643
+ CBP_TRACE_R50 NULL
644
+ CBP_TRACE_R51 NULL
645
+ CBP_TRACE_R52 NULL
646
+ CBP_TRACE_R53 NULL
647
+ CBP_TRACE_R54 NULL
648
+ CBP_TRACE_R55 NULL
649
+ CBP_TRACE_R56 NULL
650
+ CBP_TRACE_R57 NULL
651
+ CBP_TRACE_R58 NULL
652
+ CBP_TRACE_R59 NULL
653
+ CBP_TRACE_R60 NULL
654
+ CBP_TRACE_R61 NULL
655
+ CBP_TRACE_R62 NULL
656
+ CBP_TRACE_R63 NULL
657
+ FE_FTQ_BLOCK_NUM 32
658
+ FE_FTQ_TAKEN_CFS_PER_CYCLE 2
659
+ FE_FTQ_FT_PER_CYCLE 1
660
+ DUMB_CORE_ON FALSE
661
+ DUMB_CORE 1
662
+ DCACHE_MISS_RATE 10
663
+ L1_MISS_RATE 10
664
+ TRACE_BUF_SIZE 0
665
+ PERFECT_CONFIDENCE FALSE
666
+ CONFIDENCE_ENABLE FALSE
667
+ CONFIDENCE_MECH 0
668
+ CONF_OFF_PATH_THRESHOLD 15
669
+ CONF_OFF_PATH_INC 5
670
+ CONF_BTB_MISS_BP_TAKEN FALSE
671
+ CONF_IPC_RATE_CONF FALSE
672
+ CONF_BTB_MISS_BP_TAKEN_THRESHOLD 0
673
+ CONF_BTB_MISS_RATE_CYCLES_THRESHOLD 1.0
674
+ CONF_IBTB_MISS_RATE_CYCLES_THRESHOLD 1.0
675
+ CONF_MISFETCH_RATE_CYCLES_THRESHOLD 1.0
676
+ CONF_MISPRED_RATE_CYCLES_THRESHOLD 1.0
677
+ CONF_BTB_MISS_SAMPLE_RATE 100000
678
+ CONF_IBTB_MISS_SAMPLE_RATE 100000
679
+ CONF_MISFETCH_SAMPLE_RATE 100000
680
+ CONF_MISPRED_SAMPLE_RATE 100000
681
+ CONF_IPC_SAMPLE_RATE 100000
682
+ CONF_BTB_MISS_RATE_WEIGHT 200
683
+ CONF_BTB_MISS_BP_TAKEN_CONF TRUE
684
+ CONF_IBTB_MISS_BP_TAKEN_CONF TRUE
685
+ CONF_BTB_MISS_RATE_CONF TRUE
686
+ CONF_IBTB_MISS_RATE_CONF TRUE
687
+ CONF_MISFETCH_RATE_CONF TRUE
688
+ CONF_MISPRED_RATE_CONF TRUE
689
+ CONF_INV_BP_CONF TRUE
690
+ CONF_PERFECT_BTB_MISS_CONF FALSE
691
+ CONF_PERFECT_IBTB_MISS_CONF FALSE
692
+ CONF_PERFECT_MISFETCH_CONF FALSE
693
+ CONF_PERFECT_MISPRED_CONF FALSE
694
+ CONF_LOG_DFE_TO_REC FALSE
695
+ CONF_LOG_PHASE_CYCLES FALSE
696
+ NUM_BPS 1
697
+ DFE0_TRIGGER_POLICY 0
698
+ DFE1_TRIGGER_POLICY 1
699
+ DFE2_TRIGGER_POLICY 1
700
+ DFE3_TRIGGER_POLICY 1
701
+ DFE4_TRIGGER_POLICY 1
702
+ DFE0_STOP_POLICY 0
703
+ DFE1_STOP_POLICY 1
704
+ DFE2_STOP_POLICY 1
705
+ DFE3_STOP_POLICY 1
706
+ DFE4_STOP_POLICY 1
707
+ LOOKAHEAD_BUF_SIZE 0
708
+ DEBUG_CYCLE_START 0 0
709
+ DEBUG_CYCLE_STOP 0 -1
710
+ DEBUG_TIME_START 0
711
+ DEBUG_TIME_STOP 0
712
+ DEBUG_INST_START 0 0
713
+ DEBUG_INST_STOP 0 -1
714
+ DEBUG_OP_START 0
715
+ DEBUG_OP_STOP 0
716
+ DEBUG_CACHE_LIB FALSE
717
+ DEBUG_HASH_LIB FALSE
718
+ DEBUG_LIST_LIB FALSE
719
+ DEBUG_PORT_LIB FALSE
720
+ DEBUG_BUS_LIB FALSE
721
+ DEBUG_OP_POOL FALSE
722
+ DEBUG_ORACLE FALSE
723
+ DEBUG_FRONTEND FALSE
724
+ DEBUG_ADDR_TRANS FALSE
725
+ DEBUG_BP FALSE
726
+ DEBUG_BP_DIR FALSE
727
+ DEBUG_BTB FALSE
728
+ DEBUG_CRS FALSE
729
+ DEBUG_MAP FALSE
730
+ DEBUG_MEMORY FALSE
731
+ DEBUG_REPLAY FALSE
732
+ DEBUG_FREQ FALSE
733
+ DEBUG_MODEL FALSE
734
+ DEBUG_THREAD FALSE
735
+ DEBUG_DECOUPLED_FE FALSE
736
+ DEBUG_CONF FALSE
737
+ DEBUG_ICACHE_STAGE FALSE
738
+ DEBUG_DECODE_STAGE FALSE
739
+ DEBUG_CPP_CACHE FALSE
740
+ DEBUG_UOP_CACHE FALSE
741
+ DEBUG_UOP_QUEUE_STAGE FALSE
742
+ DEBUG_IDQ_STAGE FALSE
743
+ DEBUG_MAP_STAGE FALSE
744
+ DEBUG_NODE_STAGE FALSE
745
+ DEBUG_EXEC_STAGE FALSE
746
+ DEBUG_DCACHE_STAGE FALSE
747
+ DEBUG_RETIRED_UOPS FALSE
748
+ DEBUG_EXC_INSERTS FALSE
749
+ DEBUG_BP_CONF FALSE
750
+ DEBUG_ONPATH_CONF FALSE
751
+ DEBUG_STREAM FALSE
752
+ DEBUG_STREAM_MEM FALSE
753
+ DEBUG_WAY FALSE
754
+ DEBUG_L2MARKV FALSE
755
+ DEBUG_L2L1PREF FALSE
756
+ DEBUG_PERF_PRED FALSE
757
+ DEBUG_POWER_UTILS FALSE
758
+ DEBUG_DVFS FALSE
759
+ DEBUG_TRACE_READ FALSE
760
+ DEBUG_INST_FIELDS FALSE
761
+ DEBUG_OP_FIELDS FALSE
762
+ DEBUG_PIN_EXEC_DRIVEN FALSE
763
+ DEBUG_CACHE_PART FALSE
764
+ DEBUG_OPTIMIZER2 FALSE
765
+ DEBUG_PREF FALSE
766
+ DEBUG_FDIP FALSE
767
+ DEBUG_EIP FALSE
768
+ DEBUG_DJOLT FALSE
769
+ DEBUG_FNLMMA FALSE
770
+ PERFECT_BP FALSE
771
+ PERFECT_BTB FALSE
772
+ PERFECT_IBP FALSE
773
+ PERFECT_CRS FALSE
774
+ PERFECT_CBR_BTB FALSE
775
+ PERFECT_NT_BTB FALSE 0 # deprecated, effectively always true.
776
+ CFS_PER_CYCLE 3 6 # Number of branches that can be predicted in a single cycle
777
+ UPDATE_BP_OFF_PATH FALSE 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
778
+ BP_UPDATE_AT_RETIRE FALSE 0 # Update the BP at retire. If false, update at the end of exec.
779
+ BP_MECH TAGE64K_BP tage64k
780
+ BP_MECH_L0 BIMODAL_BP
781
+ BP_L0_LATENCY 1
782
+ BP_MAIN_LATENCY 3
783
+ BIMODAL_ENTRIES (4 * 1024)
784
+ HIST_LENGTH 16
785
+ PHT_CTR_BITS 2 const
786
+ BHT_ENTRIES (4 * 1024)
787
+ BHT_ASSOC 4
788
+ HYBRIDS_INDEX_LENGTH 16
789
+ HYBRIDG_HIST_LENGTH 16
790
+ HYBRIDP_HIST_LENGTH 16
791
+ FILTER_INDEX_LENGTH 16
792
+ USE_FILTER FALSE
793
+ INF_HYBRIDGP FALSE
794
+ BP_HASH_TOS FALSE
795
+ IBTB_HASH_TOS FALSE
796
+ BTB_MECH GENERIC_BTB generic
797
+ BTB_ENTRIES 12288 12288
798
+ BTB_ASSOC 4 4
799
+ BTB_NUM_BRSLOT 1
800
+ BTB_BLOCK_SIZE 64
801
+ BTB_OFF_PATH_WRITES TRUE 1
802
+ BTB_MAIN_LATENCY 3 3
803
+ BTB_L0_PRESENT FALSE 1
804
+ BTB_L0_ENTRIES 128 128
805
+ BTB_L0_ASSOC 4 4
806
+ BTB_L0_LATENCY 1 1
807
+ BTB_L1_PRESENT FALSE 1
808
+ BTB_L1_ENTRIES 6144 6144
809
+ BTB_L1_ASSOC 4 4
810
+ BTB_L1_LATENCY 2 2
811
+ ENABLE_CRS TRUE 1
812
+ CRS_ENTRIES 32 128
813
+ CRS_REALISTIC 0 1
814
+ ENABLE_IBP TRUE 1 # Enable the indirect branch predictor
815
+ USE_PAT_HIST TRUE
816
+ IBTB_MECH 1 tc_tagged
817
+ IBTB_HIST_LENGTH 16
818
+ IBTB_OFF_PATH_WRITES TRUE 1 # Allow off path ops to update the ibtb.
819
+ TARGETS_IN_HIST 4
820
+ TC_ENTRIES (4 * 1024) 4096
821
+ TC_ASSOC 4 4
822
+ NUM_CORR_BRANCHES 3
823
+ SEL_HIST_BP_ENTRIES 8192
824
+ SEL_HIST_LENGTH 16
825
+ SEL_HIST_DYN_CNT_TH 16
826
+ SEL_HIST_MISPRED_TH 4
827
+ ENABLE_BP_CONF FALSE
828
+ CONF_MECH 0
829
+ PERF_BP_CONF_PRED FALSE
830
+ BPC_BITS 16
831
+ BPC_MECH 1
832
+ BPC_CTR_RESET TRUE
833
+ BPC_CIT_BITS 8
834
+ BPC_CIT_TH 50
835
+ BPC_CTR_BITS 3
836
+ OPC_COUNT_ZEROS FALSE
837
+ OPC_COUNT_THRESH 10
838
+ INF_LOOP FALSE
839
+ INF_LOOP_BUCKETS 811
840
+ LOOP_ENTRIES (4 * 1024)
841
+ LOOP_ASSOC 4
842
+ LOOP_COUNT_MAX 127
843
+ LOOP_REPEAT_MAX 15
844
+ KNOB_PRINT_BRINFO FALSE
845
+ BR_MISPRED_FILE NULL
846
+ SPEC_LEVEL 3
847
+ RANDOM_DETERMINISTIC TRUE
848
+ TAGESCL64KB_SC TRUE
849
+ TAGESCL64KB_LOOP TRUE
850
+ TAGESCL64KB_ALT TRUE
851
+ CONF_PERCEPTRON_TH 0
852
+ CONF_PERCEPTRON_CTR_BITS 8
853
+ CONF_PERCEPTRON_ENTRIES 127
854
+ CONF_PERCEPTRON_THRESH_OVRD 0
855
+ CONF_HIST_LENGTH 32
856
+ PERCEPTRON_CONF_USE_CONF FALSE
857
+ PERCEPTRON_CONF_TRAIN_HIS FALSE
858
+ PERCEPTRON_CONF_TRAIN_CONF FALSE
859
+ PERCEPTRON_CONF_TRAIN_OFFSET_CONF FALSE
860
+ PERCEPTRON_TRAIN_MISP_FACTOR 1
861
+ PERCEPTRON_TRAIN_CORR_FACTOR 1
862
+ PERCEPTRON_CONF_HIS_BOTH FALSE
863
+ PERCEPTRON_CONF_HIS_BOTH_LENGTH 4
864
+ MTAGE_REALISTIC_SC_40K FALSE
865
+ MTAGE_REALISTIC_SC_100K FALSE
866
+ H2P_TABLE_BUCKETS 16384
867
+ H2P_MIN_EXEC 5000
868
+ H2P_MIN_MISPRED 333
869
+ H2P_MISPRED_RATIO_PERMIL 10
870
+ H2P_TRACK_CBR TRUE
871
+ H2P_TRACK_REP TRUE
872
+ H2P_TRACK_CALL FALSE
873
+ H2P_TRACK_IBR FALSE
874
+ H2P_TRACK_ICALL FALSE
875
+ H2P_TRACK_RET FALSE
876
+ POWER_INTF_ON FALSE
877
+ POWER_INTF_ENABLE_SCALING FALSE
878
+ POWER_INTF_EXEC "power/power_intf.py"
879
+ POWER_INTF_REF_CHIP_TECH_NM 22
880
+ POWER_INTF_REF_CHIP_FREQ (3.2e9)
881
+ POWER_INTF_REF_MEMORY_FREQ (0.8e9)
882
+ POWER_OTHER (0.0)
883
+ PREF_STREAM_ON FALSE 1
884
+ PREF_STREAM_PER_CORE_ENABLE FALSE
885
+ STREAM_BUFFER_N 16
886
+ STREAM_PREFETCH_N 2 4
887
+ STREAM_START_DIS 5 1
888
+ STREAM_LENGTH 16 64
889
+ STREAM_FULL_N 1
890
+ STREAM_TRAIN_LENGTH 16
891
+ STREAM_TRAIN_NUM 1 4
892
+ PREF_ACC_USE_CACHE FALSE
893
+ STREAM_STALL_ON_QUEUE_FULL FALSE
894
+ PREF_SCHEDULE_NUM 4
895
+ TRAIN_FILTER_SIZE 32
896
+ PREF_REQ_Q_SIZE 64
897
+ STREAM_CREATE_ON_DC_MISS FALSE 0
898
+ STREAM_CREATE_ON_L1_MISS TRUE 1
899
+ STREAM_TRAIN_ON_WRONGPATH TRUE
900
+ STREAM_CREATE_ON_WRONGPATH TRUE
901
+ STREAM_PREF_INTO_DCACHE FALSE
902
+ REMOVE_REDUNDANT_STREAM FALSE
903
+ L2HIT_STREAM_SCHEDULE_NUM 4
904
+ PREF_REQ_QUEUE_FILTER_ON FALSE
905
+ HW_PREF_HIT_TRAIN_STREAM FALSE
906
+ L2HIT_STREAM_BUFFER_N 32
907
+ L2HIT_STREAM_PREFETCH_N 2
908
+ L2HIT_STREAM_START_DIS 2
909
+ L2HIT_STREAM_LENGTH 8
910
+ L2HIT_PREF_REQ_Q_SIZE 128
911
+ L2HIT_L2ACCESS_REQ_Q_SIZE 64
912
+ PREF_STREAM_ACCPERSTREAM FALSE
913
+ PREF_ACC_DISTANCE_10 128
914
+ PREF_FRAMEWORK_ON FALSE 1
915
+ PREF_TRACE_ON FALSE
916
+ PREF_UMLC_ON FALSE
917
+ PREF_UL1_ON TRUE
918
+ PREF_DL0REQ_QUEUE_SIZE 32
919
+ PREF_UMLC_REQ_QUEUE_SIZE 64
920
+ PREF_UL1REQ_QUEUE_SIZE 128
921
+ PREF_SHARED_QUEUES TRUE
922
+ PREF_DL0_MISS_ON TRUE
923
+ PREF_DL0_HIT_ON TRUE
924
+ PREF_DL0REQ_QUEUE_FILTER_ON TRUE
925
+ PREF_UMLC_REQ_QUEUE_FILTER_ON TRUE
926
+ PREF_UL1REQ_QUEUE_FILTER_ON TRUE
927
+ PREF_DL0REQ_ADD_FILTER_ON TRUE
928
+ PREF_UMLC_REQ_ADD_FILTER_ON TRUE
929
+ PREF_UL1REQ_ADD_FILTER_ON TRUE
930
+ PREF_DL0REQ_QUEUE_OVERWRITE_ON_FULL FALSE
931
+ PREF_UMLC_REQ_QUEUE_OVERWRITE_ON_FULL FALSE
932
+ PREF_UL1REQ_QUEUE_OVERWRITE_ON_FULL FALSE 1
933
+ PREF_DL0SCHEDULE_NUM 4
934
+ PREF_UMLC_SCHEDULE_NUM 4
935
+ PREF_UL1SCHEDULE_NUM 4
936
+ PREF_L1Q_DEMAND_RESERVE 0
937
+ PREF_REPORT_PREF_MATCH_AS_MISS FALSE
938
+ PREF_REPORT_PREF_MATCH_AS_HIT TRUE
939
+ PREF_UPDATE_ON_WRONGPATH TRUE
940
+ PREF_TRAIN_ON_PREF_MISSES FALSE 0
941
+ PREF_ORACLE_TRAIN_ON FALSE 0
942
+ PREF_REQ_DROP FALSE
943
+ PREF_THROTTLE_ON FALSE
944
+ PREF_THROTTLEFB_ON FALSE 1
945
+ PREF_ACC_THRESH_1 0.90 0.75
946
+ PREF_ACC_THRESH_2 0.70 0.4
947
+ PREF_ACC_THRESH_3 0.60 0.4
948
+ PREF_ACC_THRESH_4 0.40
949
+ PREF_UPDATE_INTERVAL 0 8192
950
+ PREF_ANALYZE_LOAD FALSE
951
+ PREF_POL_THRESH_1 0.25
952
+ PREF_POL_THRESH_2 0.10
953
+ PREF_POLBV_ON FALSE
954
+ PREF_POLBV_SIZE 1024
955
+ PREF_TIMELY_THRESH 0.05 0.01
956
+ PREF_POLPF_THRESH 0.01 0.005
957
+ PREF_DEGFB_USEONLYACC FALSE
958
+ PREF_DEGFB_USEONLYPOL FALSE
959
+ PREF_DEGFB_USEONLYLATE FALSE
960
+ PREF_TIMELY_THRESH_2 0.005
961
+ PREF_DEGFB_STATPHASEFILE FALSE
962
+ PREF_MAX_DEGFB 4
963
+ PREF_DHAL FALSE
964
+ PREF_DHAL_SENTTHRESH 16
965
+ PREF_DHAL_USETHRESH_MAX 12
966
+ PREF_DHAL_USETHRESH_MIN2 8
967
+ PREF_DHAL_USETHRESH_MIN1 4
968
+ PREF_DHAL_MAXDEG 64
969
+ PREF_HFILTER_ON FALSE
970
+ PREF_HFILTER_INDEX_BITS 12
971
+ PREF_HFILTER_USE_PC FALSE
972
+ PREF_HFILTER_PRED_USELESS_THRES 2
973
+ PREF_HFILTER_RESET_ENABLE FALSE
974
+ PREF_HFILTER_RESET_INTERVAL 100000
975
+ EIP_ENABLE 0
976
+ L1I_ENTANGLED_TABLE_INDEX_BITS 9
977
+ L1I_ENTANGLED_TABLE_WAYS 16
978
+ DJOLT_ENABLE 0
979
+ FNLMMA_ENABLE 0
980
+ FDIP_ENABLE 1
981
+ FDIP_ALWAYS_PREFETCH FALSE
982
+ PERFECT_FDIP FALSE
983
+ IPRF_MAX_FTQ_ENTRY_CYC 2
984
+ FDIP_BLOOM_FILTER FALSE
985
+ FDIP_BLOOM_ENTRIES 4000
986
+ FDIP_BLOOM2_ENTRIES 1000
987
+ FDIP_BLOOM4_ENTRIES 1000
988
+ FDIP_BLOOM_SIZE 16384
989
+ FDIP_BLOOM_HASHES 6
990
+ FDIP_BLOOM_CLEAR_UNUSEFUL_RATIO 0.95
991
+ FDIP_BLOOM_CLEAR_CYC_PERIOD 10000
992
+ FDIP_UTILITY_HASH_ENABLE 0
993
+ FDIP_UTILITY_PREF_POLICY 0
994
+ FDIP_ADJUSTABLE_FTQ 0
995
+ FDIP_ADJUSTABLE_FTQ_CYC 100000
996
+ UTILITY_RATIO_THRESHOLD 0.58
997
+ TIMELINESS_RATIO_THRESHOLD 0.82
998
+ FDIP_PREF_NO_LATENCY FALSE
999
+ UDP_USEFUL_THRESHOLD 0
1000
+ UDP_WEIGHT_USEFUL 4
1001
+ UDP_WEIGHT_UNUSEFUL 1
1002
+ UDP_WEIGHT_POSITIVE_SATURATION 2147483647
1003
+ FDIP_GHIST_HASHING FALSE
1004
+ FDIP_UTILITY_ONLY_TRAIN_OFF_PATH FALSE
1005
+ FDIP_GHIST_BITS 8
1006
+ UFTQ_MIN_FTQ_BLOCK_NUM 4
1007
+ UFTQ_MAX_FTQ_BLOCK_NUM 64
1008
+ FDIP_SENIORITY_FTQ_HOLD_CYC 30000
1009
+ FDIP_PERFECT_PREFETCH FALSE
1010
+ FDIP_FREEZE_AT_MEM_BUF_LIMIT TRUE
1011
+ FDIP_DUAL_PATH_PREF_IC_ENABLE FALSE
1012
+ FDIP_DUAL_PATH_PREF_UOC_ENABLE FALSE
1013
+ TOP_MISPRED_BR_FILEPATH "br_resteer_coverage.csv"
1014
+ TOP_MISPRED_BR_RESTEER_COVERAGE 0
1015
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_ENABLE FALSE
1016
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_MISPRED_THRESHOLD 1
1017
+ FDIP_PRINT_CL_INFO FALSE
1018
+ BRANCH_MISPREDICTION_TABLE_SIZE 0
1019
+ UOC_PREF FALSE
1020
+ UOC_ORACLE_PREF FALSE
1021
+ UOC_ZERO_LATENCY_PREF FALSE
1022
+ L2L1PREF_ON FALSE
1023
+ L2WAY_PREF FALSE
1024
+ L2MARKV_PREF_ON FALSE
1025
+ L2NEXT_PREF_ON FALSE
1026
+ L2HIT_STREAM_PREF_ON FALSE
1027
+ L2L1_DC_HIT_TRAIN FALSE
1028
+ L1_HIT_DUMP_FILE_ON FALSE
1029
+ L1_HIT_DUMP_WO_TXT FALSE
1030
+ L1_HIT_DUMPFILE "l1hit_dump.out"
1031
+ IDEAL_L2_L1_PREFETCHER FALSE
1032
+ IDEAL_L2_ICACHE_PREFETCHER FALSE
1033
+ L1WAY_PREF_SEND_QUEUE 4
1034
+ L1PREF_REQ_QUEUE_SIZE 1024
1035
+ L1PREF_IMMEDIATE FALSE
1036
+ L1WAY_PREF_TIMER_DIS 1000
1037
+ L1MARKV_PREF_SEND_QUEUE 4
1038
+ L1PREF_MARKV_REQ_QUEUE_SIZE 1024
1039
+ MARKV_L2ACCESS_REQ_Q_SIZE 64
1040
+ L1MARKV_PREF_IMMEDIATE FALSE
1041
+ L1MARKV_PREF_TIMER_DIS 1
1042
+ L2L1_HIT_TRAIN TRUE
1043
+ L1MARKV_REQ_TH 1
1044
+ L2L1_IMMEDIATE_PREF_CACHE FALSE
1045
+ L2L1_FILL_PREF_CACHE FALSE
1046
+ L2L1_L2_HIT_STAT FALSE
1047
+ PREF_GHB_ON FALSE
1048
+ DEBUG_PREF_GHB FALSE
1049
+ PREF_GHB_BUFFER_N 1024
1050
+ PREF_GHB_INDEX_N 128
1051
+ PREF_GHB_CZONE_BITS 12
1052
+ PREF_GHB_DEGREE 16
1053
+ PREF_GHB_MAX_DEGREE 32
1054
+ PREF_STRIDE_ON FALSE
1055
+ DEBUG_PREF_STRIDE FALSE
1056
+ PREF_STRIDE_TABLE_N 1024
1057
+ PREF_STRIDE_REGION_BITS 16
1058
+ PREF_STRIDE_DEGREE 4
1059
+ PREF_STRIDE_DISTANCE 16
1060
+ PREF_STRIDE_STARTDISTANCE 1
1061
+ PREF_STRIDE_SINGLE_THRESH 6
1062
+ PREF_STRIDE_MULTI_THRESH 6
1063
+ PREF_STRIDE_SINGLE_STRIDE_MODE FALSE
1064
+ PREF_STRIDEPC_ON FALSE
1065
+ DEBUG_PREF_STRIDEPC FALSE
1066
+ PREF_STRIDEPC_TABLE_N 1024
1067
+ PREF_STRIDEPC_DEGREE 4
1068
+ PREF_STRIDEPC_DISTANCE 16
1069
+ PREF_STRIDEPC_USELOADADDR FALSE
1070
+ PREF_STRIDEPC_TRAINNUM 2
1071
+ PREF_STRIDEPC_STARTDIS 4
1072
+ PREF_PHASE_ON FALSE
1073
+ PREF_PHASE_STUDY FALSE
1074
+ DEBUG_PREF_PHASE FALSE
1075
+ PREF_PHASE_PRIME_HASH 16381
1076
+ PREF_PHASE_INFOSIZE 16384
1077
+ PREF_PHASE_LOG2REGIONSIZE 12
1078
+ PREF_PHASE_REGIONENTRIES 64
1079
+ PREF_PHASE_TRACKEDREGIONS 32
1080
+ PREF_PHASE_INTERVAL 100000
1081
+ PREF_PHASE_TABLE_SIZE 64
1082
+ PREF_PHASE_MAXDIFF_THRESH 64
1083
+ PREF_PHASE_MIN_MISSES 64
1084
+ PREF_PHASE_MISSPER 0.4
1085
+ PREF_2DC_ON FALSE
1086
+ DEBUG_PREF_2DC FALSE
1087
+ PREF_2DC_CACHE_SIZE (1 * 1024)
1088
+ PREF_2DC_CACHE_ASSOC 4
1089
+ PREF_2DC_CACHE_LINE_SIZE 1
1090
+ PREF_2DC_DEGREE 16
1091
+ PREF_2DC_ZONE_SHIFT 10
1092
+ PREF_2DC_TAG_SIZE 16
1093
+ PREF_2DC_NUM_REGIONS 64
1094
+ PREF_2DC_REGION_HASH 61
1095
+ PREF_MARKOV_ON FALSE
1096
+ DEBUG_PREF_MARKOV FALSE
1097
+ PREF_MARKOV_NUM_ENTRIES 65536
1098
+ PREF_MARKOV_NUM_NEXT_STATES 8
1099
+ PREF_MARKOV_SEND_ON_PREF_HIT TRUE
1100
+ PREF_MARKOV_UPDATE_ON_PREF_HIT TRUE
1101
+ PREF_MARKOV_TABLE_UPDATE_POLICY 0
1102
+ PREF_MARKOV_SEND_THRESHOLD 0
sssp-com-Youtube/fingerprint/run_0/sim.log ADDED
@@ -0,0 +1,91 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ [0]: ad: 0x7ffff3d9b7c1, op: 427
2
+ [0]: ad: 0x7ffff3d9b7c8, op: 427
3
+ [0]: ad: 0x7ffff3d9b7cc, op: 847
4
+ [0]: ad: 0x7ffff3d9b7cf, op: 330
5
+ new bb detected: 1
6
+ [1]: ad: 0x7ffff3d9b7d1, op: 427
7
+ [1]: ad: 0x7ffff3d9b7d6, op: 847
8
+ [1]: ad: 0x7ffff3d9b7d9, op: 315
9
+ new bb detected: 2
10
+ [2]: ad: 0x7ffff3d9b7db, op: 427
11
+ [2]: ad: 0x7ffff3d9b7de, op: 1723
12
+ [2]: ad: 0x7ffff3d9b7e0, op: 427
13
+ [2]: ad: 0x7ffff3d9b7e3, op: 316
14
+ new bb detected: 3
15
+ [3]: ad: 0x7ffff3d9b7f2, op: 427
16
+ [3]: ad: 0x7ffff3d9b7f6, op: 427
17
+ [3]: ad: 0x7ffff3d9b7fa, op: 109
18
+ [3]: ad: 0x7ffff3d9b7ff, op: 315
19
+ new bb detected: 4
20
+ [4]: ad: 0x7ffff3d9b870, op: 427
21
+ [4]: ad: 0x7ffff3d9b873, op: 388
22
+ [4]: ad: 0x7ffff3d9b876, op: 427
23
+ [4]: ad: 0x7ffff3d9b879, op: 8
24
+ [4]: ad: 0x7ffff3d9b87d, op: 427
25
+ [4]: ad: 0x7ffff3d9b880, op: 427
26
+ [4]: ad: 0x7ffff3d9b883, op: 109
27
+ [4]: ad: 0x7ffff3d9b887, op: 321
28
+ new bb detected: 5
29
+ [5]: ad: 0x7ffff3d9b801, op: 427
30
+ [5]: ad: 0x7ffff3d9b805, op: 465
31
+ [5]: ad: 0x7ffff3d9b808, op: 427
32
+ [5]: ad: 0x7ffff3d9b80c, op: 8
33
+ [5]: ad: 0x7ffff3d9b80f, op: 109
34
+ [5]: ad: 0x7ffff3d9b813, op: 315
35
+ new bb detected: 6
36
+ [6]: ad: 0x7ffff3d9b7e8, op: 8
37
+ [6]: ad: 0x7ffff3d9b7ec, op: 109
38
+ [6]: ad: 0x7ffff3d9b7f0, op: 330
39
+ new bb detected: 7
40
+ Scarab gitrev: 7185dea
41
+ Warning: Scarab expects the trace file type to include OFFLINE_FILE_TYPE_ARCH_REGDEPS (0x20000), but got type: 0xe40
42
+ Scarab started at Fri Jul 17 21:31:52 2026
43
+
44
+ read from initialization: 0x7ffff3d9b7c1
45
+ advanceReader: ROI end reached (ordinal 10000002 > roi_end 10000000)
46
+ Reached end of trace (last_inst) pc=0x7ffff3d9b879
47
+ [5]: ad: 0x7ffff3d9b870, op: 427
48
+ [5]: ad: 0x7ffff3d9b873, op: 388
49
+ [5]: ad: 0x7ffff3d9b876, op: 427
50
+ DUP bb detected at trace end
51
+ to be appened segment num 1
52
+ 10000000
53
+ 10000000
54
+ ====================================
55
+ TRACE_INST_TAKEN_NOT_CF:0
56
+ TRACE_INST_TAKEN_CF_BR:277531
57
+ TRACE_INST_TAKEN_CF_CBR:833289
58
+ TRACE_INST_TAKEN_CF_REP:0
59
+ TRACE_INST_TAKEN_CF_CALL:0
60
+ TRACE_INST_TAKEN_CF_IBR:0
61
+ TRACE_INST_TAKEN_CF_ICALL:0
62
+ TRACE_INST_TAKEN_CF_ICO:0
63
+ TRACE_INST_TAKEN_CF_RET:0
64
+ TRACE_INST_TAKEN_CF_SYS:0
65
+ ====================================
66
+ identity within this segment
67
+ 2 bbs with same first pc
68
+ [5]: size 8, freq 277530
69
+ 7ffff3d9b870: 427, 0
70
+ 7ffff3d9b873: 388, 0
71
+ 7ffff3d9b876: 427, 0
72
+ 7ffff3d9b879: 8, 0
73
+ 7ffff3d9b87d: 427, 0
74
+ 7ffff3d9b880: 427, 0
75
+ 7ffff3d9b883: 109, 0
76
+ 7ffff3d9b887: 321, 0
77
+ [5]: size 3, freq 1
78
+ 7ffff3d9b870: 427, 0
79
+ 7ffff3d9b873: 388, 0
80
+ 7ffff3d9b876: 427, 0
81
+ 1 / 7
82
+ ========================================================
83
+ Number of blocks built : 7
84
+ Average size : 4.57 instructions
85
+ Number of blocks executed : 2222296
86
+ Average weighted size : 4.50 instructions
87
+ Number of total instructions : 10000000
88
+ Number of fetched instruction : 10000000
89
+ ========================================================
90
+ Scarab finished at Fri Jul 17 21:31:56 2026
91
+
sssp-com-Youtube/fingerprint/run_1/PARAMS.in ADDED
@@ -0,0 +1,268 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ # File : PARAMS.golden_cove
2
+ # Date : 02/27/25
3
+ # Description : Golden Cove Configuration
4
+ # Author : Surim Oh <[email protected]>
5
+ #
6
+ # Based on documentation found here:
7
+ # https://en.wikipedia.org/wiki/Golden_Cove
8
+ # https://en.wikichip.org/wiki/intel/microarchitectures/golden_cove
9
+ # https://www.anandtech.com/show/16881/a-deep-dive-into-intels-alder-lake-microarchitectures/3
10
+
11
+ ## Simulation Parameters
12
+ --mode full
13
+ --model cmp
14
+ --sim_limit none
15
+
16
+ ## Core Parameters
17
+
18
+ # Femptoseconds, 3.2GHz, used for energy estimates.
19
+ --chip_cycle_time 312500
20
+
21
+
22
+ ### Fetch Stage
23
+ --fetch_off_path_ops 1
24
+
25
+ #### ICache
26
+ --icache_size 32768
27
+ --icache_assoc 8
28
+ --icache_line_size 64
29
+
30
+ ### Uop Cache
31
+ # inclusive w/ L1i
32
+ --uop_cache_enable 1
33
+ --uop_cache_width 8
34
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
35
+ --uop_cache_assoc 8
36
+ --iprf_on_uop_cache_hit 1
37
+
38
+ ### Branch Predictor
39
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
40
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
41
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
42
+ --bp_mech tage64k
43
+
44
+
45
+ #### BTB
46
+
47
+ # TODO
48
+ # multi-level BTB
49
+ # 128 entry L0 BTB
50
+ # 6144 entry L1 BTB
51
+ # 12888 entry L2 BTB
52
+ # ~2 entry Return Stack
53
+ # roughly 2x8192 for now
54
+ # BTB model to use.
55
+ --btb_mech generic
56
+ --btb_entries 12288
57
+ --btb_assoc 4
58
+ --btb_main_latency 3
59
+ --btb_l0_present 1
60
+ --btb_l0_entries 128
61
+ --btb_l0_assoc 4
62
+ --btb_l0_latency 1
63
+ --btb_l1_present 1
64
+ --btb_l1_entries 6144
65
+ --btb_l1_assoc 4
66
+ --btb_l1_latency 2
67
+
68
+ # Allow the BTB to be updated by off path ops.
69
+ --btb_off_path_writes 1
70
+
71
+ # NT branches are not inserted in BTB, but do not trigger resteer
72
+ # since we continue without a control flow change
73
+ --perfect_nt_btb 0 # deprecated, effectively always true.
74
+
75
+ #### CRS
76
+
77
+ # Enable return stack
78
+ --enable_crs 1
79
+ --crs_entries 128
80
+ --crs_realistic 1
81
+
82
+ ### iBP
83
+ --enable_ibp 1 # Enable the indirect branch predictor
84
+ --ibtb_mech tc_tagged
85
+ # iBTB Model. tc_tagless, tc_tagged, tc_hybrid.
86
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
87
+ --tc_entries 4096
88
+ --tc_assoc 4
89
+
90
+ ### Decode Stage
91
+ --decode_width 6
92
+ --decode_cycles 5
93
+
94
+ ### Instruction Decode Queue
95
+ --idq_size 144
96
+
97
+ ### Map Stage
98
+ --map_cycles 5
99
+
100
+ # register renaming table
101
+ --reg_renaming_scheme 1
102
+ --reg_table_integer_physical_size 280
103
+ --reg_table_vector_physical_size 332
104
+
105
+ ### Issue Stage
106
+
107
+ # Max number of instructions to be renamed, and issued per cycle.
108
+ --issue_width 6
109
+
110
+ --rs_fill_width 0
111
+ # rs_sizes ~205 in total, and they are split into three different reservation stations (RS1, RS2, RS3) where each has 97, 70, 38 entries respectively
112
+ # original architecture
113
+ # RS1 connected to port 0,1,5,6,10
114
+ # RS2 connected to port 2,3,11
115
+ # RS3 connected to port 7,8,4,9
116
+ # scarab does not split ST AGU port and ST port, merge them
117
+ # adjusted architecture to scarab ST AGU (port 4 and 9 removed. rs_size reduced to 186 from 205)
118
+ # RS1 connected to port 0,1,4,5,8
119
+ # RS2 connected to port 2,3,9
120
+ # RS3 connected to port 6,7 (port 4,9 removed, entries reduced to 19 from 38)
121
+ --rs_sizes 97 70 19
122
+ --rs_connections b0100110011 b1000001100 b0011000000
123
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
124
+
125
+ ### Exec Stage
126
+
127
+ ### DCache
128
+ --dcache_size 49152
129
+ --dcache_read_ports 1
130
+ --dcache_write_ports 1
131
+ --dcache_banks 8
132
+ --dcache_assoc 12
133
+ --dcache_line_size 64
134
+ --dcache_cycles 5
135
+
136
+ ### Reorder/Retire Stage
137
+
138
+ # Max number of instructions to be retired per cycle.
139
+ --node_ret_width 8
140
+ --node_table_size 512
141
+
142
+ # Do not keep stores in RSVs on cache misses; TODO: confirm what this knob does
143
+ --stores_do_not_block_window 1
144
+
145
+ # TODO: confirm what this knob does
146
+ --prefs_do_not_block_window 1
147
+
148
+
149
+ ## Uncore
150
+
151
+ ### Mid-level cache
152
+
153
+ # Enable use of a midlevel cache between i/d and L1
154
+ # client 1.25 MiB (1310720 bytes) per core, 8-way, 15 cycles
155
+ # server 2 MiB (2097000 bytes) per core, 8-way, 16 cycles
156
+ --mlc_present 1
157
+ --mlc_size 2097000
158
+ --mlc_assoc 8
159
+ --mlc_cycles 16
160
+
161
+
162
+ ### LLC
163
+ # 3 MiB per core, 16-way
164
+ --l1_size 3145728
165
+ --l1_banks 8
166
+ --l1_cycles 36 // just a guess
167
+ --l1_assoc 16
168
+ --l1_line_size 64
169
+ --l1_interleave_factor 64
170
+
171
+
172
+ ### prefetcher
173
+ # Kept same as Kaby Lake
174
+ --pref_framework_on 1
175
+ --pref_stream_on 1
176
+ --pref_train_on_pref_misses 0
177
+ --pref_oracle_train 0
178
+ --pref_ul1req_queue_overwrite_on_full 1
179
+
180
+ --stream_length 64
181
+ --stream_prefetch_n 4
182
+ --stream_start_dis 1
183
+ --stream_train_num 4
184
+ --stream_create_on_dc_miss 0
185
+ --stream_create_on_l1_miss 1
186
+
187
+ --pref_throttlefb_on=1
188
+ --pref_acc_thresh_1=0.75
189
+ --pref_acc_thresh_2=0.4
190
+ --pref_acc_thresh_3=0.4
191
+ --pref_timely_thresh=0.01
192
+ --pref_polpf_thresh=0.005
193
+ --pref_update_interval=8192
194
+
195
+ --mem_req_buffer_pref_watermark 4
196
+ --promote_to_higher_priority_mem_req_type 1
197
+
198
+ ### Memory
199
+ # Kept same as Kaby Lake
200
+ --addr_translation random
201
+
202
+ --mem_priority_ifetch 0
203
+ --mem_priority_dfetch 1
204
+ --mem_priority_dstore 2
205
+ --mem_priority_iprf 3
206
+ --mem_priority_dprf 4
207
+ --mem_priority_wb 5
208
+ --mem_priority_wb_nodirty 5
209
+
210
+ --mem_req_buffer_entries 32
211
+ --bus_width_in_bytes 8
212
+
213
+ --ramulator_standard DDR4
214
+ --ramulator_speed DDR4_2400R
215
+ --ramulator_org DDR4_8Gb_x8
216
+ --ramulator_channels 1
217
+ --ramulator_ranks 1
218
+ --ramulator_bankgroups 4
219
+ --ramulator_banks 4
220
+ --ramulator_chip_width 8
221
+ --ramulator_rows 65536
222
+ --ramulator_cols 1024
223
+ --ramulator_scheduling_policy FRFCFS_Cap
224
+ --ramulator_readq_entries 32
225
+ --ramulator_writeq_entries 32
226
+ --ramulator_record_cmd_trace FALSE
227
+ --ramulator_print_cmd_trace FALSE
228
+ --ramulator_tCK 833333
229
+ --ramulator_tCL 16
230
+ --ramulator_tCCD 6
231
+ --ramulator_tCCDS 4
232
+ --ramulator_tCCDL 6
233
+ --ramulator_tCWL 12
234
+ --ramulator_tBL 4
235
+ --ramulator_tWTR 9
236
+ --ramulator_tWTRS 3
237
+ --ramulator_tWTRL 9
238
+ --ramulator_tRP 16
239
+ --ramulator_tRPpb 16
240
+ --ramulator_tRPab 16
241
+ --ramulator_tRCD 16
242
+ --ramulator_tRCDR 16
243
+ --ramulator_tRCDW 16
244
+ --ramulator_tRAS 39
245
+ --dram_tech_in_nm 32
246
+
247
+ ## Other
248
+
249
+
250
+ ### Debug
251
+ --debug_inst_start 0
252
+ --debug_inst_stop -1
253
+ --debug_cycle_start 0
254
+ --debug_cycle_stop -1
255
+
256
+
257
+ ## Stats and Params
258
+ --dump_params 1
259
+ --dump_stats 1
260
+ --dump_trace 0
261
+
262
+ ####################################
263
+ --set_off_path_confirmed 1
264
+
265
+ --order_beyond_bus 1
266
+
267
+ --mem_ooo_stores 1
268
+ --mem_obey_store_dep 1
sssp-com-Youtube/fingerprint/run_1/PARAMS.out ADDED
@@ -0,0 +1,1102 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ --mode trace_bbv_distributed
2
+ --model cmp
3
+ --frontend memtrace
4
+ --sim_limit none
5
+ --memtrace_roi_begin 10000001
6
+ --memtrace_roi_end 20000000
7
+ --use_fetched_count 1
8
+ --dump_params 1
9
+ --dump_stats 1
10
+ --dump_trace 0
11
+ --trace_bbv_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.1
12
+ --trace_footprint_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.1
13
+ --segment_instr_count 10000000
14
+ --mlc_present 1
15
+ --mlc_size 2097000
16
+ --mlc_assoc 8
17
+ --mlc_cycles 16
18
+ --l1_size 3145728
19
+ --l1_assoc 16
20
+ --l1_line_size 64
21
+ --l1_cycles 36 // just a guess
22
+ --l1_banks 8
23
+ --l1_interleave_factor 64
24
+ --addr_translation random
25
+ --icache_size 32768
26
+ --icache_assoc 8
27
+ --icache_line_size 64
28
+ --uop_cache_enable 1
29
+ --uop_cache_width 8
30
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
31
+ --uop_cache_assoc 8
32
+ --iprf_on_uop_cache_hit 1
33
+ --dcache_size 49152
34
+ --dcache_assoc 12
35
+ --dcache_line_size 64
36
+ --dcache_cycles 5
37
+ --dcache_read_ports 1
38
+ --dcache_write_ports 1
39
+ --dcache_banks 8
40
+ --mem_ooo_stores 1
41
+ --mem_obey_store_dep 1
42
+ --mem_req_buffer_entries 32
43
+ --mem_priority_ifetch 0
44
+ --mem_priority_dfetch 1
45
+ --mem_priority_dstore 2
46
+ --mem_priority_iprf 3
47
+ --mem_priority_dprf 4
48
+ --mem_priority_wb 5
49
+ --mem_priority_wb_nodirty 5
50
+ --promote_to_higher_priority_mem_req_type 1
51
+ --mem_req_buffer_pref_watermark 4
52
+ --order_beyond_bus 1
53
+ --set_off_path_confirmed 1
54
+ --ramulator_standard DDR4
55
+ --ramulator_speed DDR4_2400R
56
+ --ramulator_org DDR4_8Gb_x8
57
+ --ramulator_channels 1
58
+ --ramulator_ranks 1
59
+ --ramulator_bankgroups 4
60
+ --ramulator_banks 4
61
+ --ramulator_chip_width 8
62
+ --bus_width_in_bytes 8
63
+ --ramulator_rows 65536
64
+ --ramulator_cols 1024
65
+ --ramulator_scheduling_policy FRFCFS_Cap
66
+ --ramulator_readq_entries 32
67
+ --ramulator_writeq_entries 32
68
+ --ramulator_record_cmd_trace FALSE
69
+ --ramulator_print_cmd_trace FALSE
70
+ --ramulator_tCK 833333
71
+ --ramulator_tCL 16
72
+ --ramulator_tCCD 6
73
+ --ramulator_tCCDS 4
74
+ --ramulator_tCCDL 6
75
+ --ramulator_tCWL 12
76
+ --ramulator_tBL 4
77
+ --ramulator_tWTR 9
78
+ --ramulator_tWTRS 3
79
+ --ramulator_tWTRL 9
80
+ --ramulator_tRP 16
81
+ --ramulator_tRPpb 16
82
+ --ramulator_tRPab 16
83
+ --ramulator_tRCD 16
84
+ --ramulator_tRCDR 16
85
+ --ramulator_tRCDW 16
86
+ --ramulator_tRAS 39
87
+ --dram_tech_in_nm 32
88
+ --chip_cycle_time 312500
89
+ --issue_width 6
90
+ --rs_fill_width 0
91
+ --node_table_size 512
92
+ --node_ret_width 8
93
+ --decode_width 6
94
+ --idq_size 144
95
+ --reg_renaming_scheme 1
96
+ --reg_table_integer_physical_size 280
97
+ --reg_table_vector_physical_size 332
98
+ --rs_sizes 97 70 19
99
+ --rs_connections b0100110011 b1000001100 b0011000000
100
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
101
+ --decode_cycles 5
102
+ --map_cycles 5
103
+ --fetch_off_path_ops 1
104
+ --stores_do_not_block_window 1
105
+ --prefs_do_not_block_window 1
106
+ --cbp_trace_r0 /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
107
+ --debug_cycle_start 0
108
+ --debug_cycle_stop -1
109
+ --debug_inst_start 0
110
+ --debug_inst_stop -1
111
+ --perfect_nt_btb 0 # deprecated, effectively always true.
112
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
113
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
114
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
115
+ --bp_mech tage64k
116
+ --btb_mech generic
117
+ --btb_entries 12288
118
+ --btb_assoc 4
119
+ --btb_off_path_writes 1
120
+ --btb_main_latency 3
121
+ --btb_l0_present 1
122
+ --btb_l0_entries 128
123
+ --btb_l0_assoc 4
124
+ --btb_l0_latency 1
125
+ --btb_l1_present 1
126
+ --btb_l1_entries 6144
127
+ --btb_l1_assoc 4
128
+ --btb_l1_latency 2
129
+ --enable_crs 1
130
+ --crs_entries 128
131
+ --crs_realistic 1
132
+ --enable_ibp 1 # Enable the indirect branch predictor
133
+ --ibtb_mech tc_tagged
134
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
135
+ --tc_entries 4096
136
+ --tc_assoc 4
137
+ --pref_stream_on 1
138
+ --stream_prefetch_n 4
139
+ --stream_start_dis 1
140
+ --stream_length 64
141
+ --stream_train_num 4
142
+ --stream_create_on_dc_miss 0
143
+ --stream_create_on_l1_miss 1
144
+ --pref_framework_on 1
145
+ --pref_ul1req_queue_overwrite_on_full 1
146
+ --pref_train_on_pref_misses 0
147
+ --pref_oracle_train_on 0
148
+ --pref_throttlefb_on 1
149
+ --pref_acc_thresh_1 0.75
150
+ --pref_acc_thresh_2 0.4
151
+ --pref_acc_thresh_3 0.4
152
+ --pref_update_interval 8192
153
+ --pref_timely_thresh 0.01
154
+ --pref_polpf_thresh 0.005
155
+ 1 1 1 1 1 1 1
156
+
157
+ --- Cut out everything below to use this file as PARAMS.in ---
158
+
159
+ Parameter status at compile time and values supplied on the command line:
160
+
161
+ SIM_MODE 0 trace_bbv_distributed
162
+ SIM_MODEL 0 cmp
163
+ FRONTEND FE_PIN_EXEC_DRIVEN memtrace
164
+ INST_LIMIT NULL
165
+ SIM_LIMIT "none" none
166
+ FORWARD_PROGRESS_LIMIT 100000000
167
+ FORWARD_PROGRESS_INTERVAL 10000
168
+ FAST_FORWARD 0
169
+ FAST_FORWARD_TRACE_INS 0
170
+ FAST_FORWARD_UNTIL_ADDR 0
171
+ MEMTRACE_ROI_BEGIN 0 10000001
172
+ MEMTRACE_ROI_END 0 20000000
173
+ FULL_WARMUP 0
174
+ WARMUP 0
175
+ HEARTBEAT_INTERVAL 1000000
176
+ NUM_HEARTBEATS 0
177
+ USE_FETCHED_COUNT FALSE 1
178
+ PERIODIC_DUMP FALSE
179
+ FILE_TAG ""
180
+ OUTPUT_DIR "."
181
+ STATUS_FILE NULL
182
+ BINDIR NULL
183
+ DUMP_PARAMS TRUE 1
184
+ DUMP_STATS TRUE 1
185
+ DUMP_TRACE FALSE 0
186
+ CLEAR_STATS "never"
187
+ STATS_TO_TRACE NULL
188
+ STAT_TRACE_FILE "stats.trace"
189
+ STAT_TRACE_INTERVAL "i:100000"
190
+ PIPEVIEW FALSE
191
+ PIPEVIEW_FILE "pipeview"
192
+ MEMVIEW FALSE
193
+ MEMVIEW_FILE "memview.out"
194
+ MEMVIEW_START "never"
195
+ INST_HASH_TABLE_SIZE 524288 const
196
+ STDOUT_FILE NULL
197
+ STDERR_FILE NULL
198
+ PIN_EXEC_DRIVEN_FE_SOCKET "./pin_exec_driven_fe_socket.temp"
199
+ PRINT_PID FALSE
200
+ USE_UNSURE_FREE_LISTS FALSE
201
+ OPTIMIZER2_MAX_NUM_SLAVES 64
202
+ OPTIMIZER2_PERFECT_MEMORYLESS FALSE
203
+ EXIT_COND 0
204
+ NUM_NOPS 0
205
+ NOPS_BB_START 0x5000000
206
+ IGNORE_BAR_FETCH FALSE
207
+ TRACE_BBV_OUTPUT NULL /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.1
208
+ TRACE_FOOTPRINT_OUTPUT "" /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.1
209
+ SEGMENT_INSTR_COUNT 0 10000000
210
+ ENABLE_SWPRF FALSE
211
+ MLC_PRESENT FALSE 1
212
+ MLC_SIZE (512 * 1024) 2097000
213
+ MLC_ASSOC 4 8
214
+ MLC_LINE_SIZE 64
215
+ MLC_CYCLES 12 16
216
+ PERFECT_MLC FALSE
217
+ MLC_READ_PORTS 1
218
+ MLC_WRITE_PORTS 1
219
+ MLC_BANKS 8
220
+ MLC_INTERLEAVE_FACTOR 64
221
+ MLC_CACHE_REPL_POLICY 0
222
+ MLC_WRITE_THROUGH FALSE
223
+ PREFETCH_UPDATE_LRU_MLC TRUE
224
+ FORCE_L1_MISS FALSE
225
+ L1_SIZE (4 * 1024 * 1024) 3145728
226
+ L1_ASSOC 8 16
227
+ L1_LINE_SIZE 64 64
228
+ L1_CYCLES 24 36 // just a guess
229
+ PERFECT_L1 FALSE
230
+ PRIVATE_L1 FALSE
231
+ L1_READ_PORTS 1
232
+ L1_WRITE_PORTS 1
233
+ L1_BANKS 8 8
234
+ L1_INTERLEAVE_FACTOR 64 64
235
+ L1_CACHE_REPL_POLICY 0
236
+ L1_WRITE_THROUGH FALSE
237
+ L1_IGNORE_WB FALSE
238
+ L1_USE_CORE_FREQ FALSE
239
+ MARK_L1_MISSES TRUE
240
+ PREFETCH_UPDATE_LRU_L1 TRUE
241
+ MEMORY_RANDOM_ADDR FALSE
242
+ VA_PAGE_SIZE_BYTES 4096
243
+ NUM_ADDR_NON_SIGN_EXTEND_BITS 48
244
+ ADDR_TRANSLATION 0 random
245
+ CONSTANT_MEMORY_LATENCY FALSE
246
+ MEMORY_CYCLES 100
247
+ STALL_MEM_REQS_ONLY FALSE
248
+ ICACHE_SIZE (64 * 1024) 32768
249
+ ICACHE_ASSOC 4 8
250
+ ICACHE_LINE_SIZE 64 64
251
+ PERFECT_ICACHE FALSE
252
+ ICACHE_READ_PORTS 1
253
+ ICACHE_WRITE_PORTS 1
254
+ ICACHE_BANKS 8
255
+ ICACHE_REPL 0
256
+ UOP_CACHE_ENABLE 1 1
257
+ UOP_CACHE_WIDTH 6 8
258
+ ALWAYS_LOOKUP_ICACHE 0
259
+ UOP_CACHE_INSERT_ONLY_ONPATH FALSE
260
+ UOP_CACHE_READ_PORTS 1
261
+ UOP_CACHE_LINES 384 512 # 8 x 512 = 4096 uops in total (~4K)
262
+ UOP_CACHE_ASSOC 8 8
263
+ UOP_CACHE_MAX_IMM_DISP_LINE 4
264
+ IPRF_ON_UOP_CACHE_HIT FALSE 1
265
+ UOP_CACHE_REPL 0
266
+ PRIORITY_LINE_STICKINESS_PERCENT 50
267
+ PW_PRIORITY_LIST_FILEPATH "pw_priority_list.csv"
268
+ NUM_PRIORITY_PWS 10
269
+ PRIORITIZE_PWS_AFTER_FIRST_STICKY_UNTIL_BACKEND_STALL FALSE
270
+ NO_REPL_AFTER_QUEUE_SIZE 0
271
+ FDIP_UC_SIZE 0
272
+ FDIP_UC_ASSOC 4
273
+ FDIP_UC_INSERT_REPLPOL 0
274
+ MAP_STAGE_CONSUME_FROM_ICACHE_AND_UOC_SAME_CYCLE TRUE
275
+ UOP_QUEUE_LENGTH 7
276
+ DCACHE_SIZE (64 * 1024) 49152
277
+ DCACHE_ASSOC 1 12
278
+ DCACHE_LINE_SIZE 64 64
279
+ DCACHE_CYCLES 2 5
280
+ PERFECT_DCACHE FALSE
281
+ DCACHE_READ_PORTS 8 1
282
+ DCACHE_WRITE_PORTS 1 1
283
+ DCACHE_BANKS 1 8
284
+ DCACHE_INTERLEAVE_FACTOR 4
285
+ DCACHE_REPL 0
286
+ DCACHE_REPL_PREF_THRESH 1
287
+ MEM_OOO_STORES TRUE 1
288
+ MEM_OBEY_STORE_DEP TRUE 1
289
+ PREF_INSERT_LRU FALSE
290
+ PREF_INSERT_MIDDLE FALSE
291
+ PREF_INSERT_LOWQTR FALSE
292
+ PREF_INSERT_DYNACC FALSE
293
+ MEM_REQ_BUFFER_ENTRIES 32 32
294
+ PRIVATE_MSHR_ON TRUE
295
+ MEM_PRIORITY_IFETCH 0 0
296
+ MEM_PRIORITY_DFETCH 0 1
297
+ MEM_PRIORITY_DSTORE 0 2
298
+ MEM_PRIORITY_IPRF 9 3
299
+ MEM_PRIORITY_UOCPRF 9
300
+ MEM_PRIORITY_FDIPPRFON 8
301
+ MEM_PRIORITY_FDIPPRFOFF 9
302
+ MEM_PRIORITY_DPRF 10 4
303
+ MEM_PRIORITY_WB 0 5
304
+ MEM_PRIORITY_WB_NODIRTY 0 5
305
+ PROMOTE_TO_HIGHER_PRIORITY_MEM_REQ_TYPE FALSE 1
306
+ MEM_REQ_BUFFER_PREF_WATERMARK 0 4
307
+ MEM_REQ_BUFFER_WB_VALVE 2
308
+ MEM_L1_FILL_QUEUE_ENTRIES 32
309
+ MEM_BUS_OUT_QUEUE_PARTITION_ENABLE FALSE
310
+ MEM_MEM_QUEUE_PARTITION_ENABLE FALSE
311
+ MEM_BUS_OUT_QUEUE_AS_FIFO TRUE
312
+ OLDEST_FIRST_TO_MEM_QUEUE TRUE
313
+ ROUND_ROBIN_TO_MEM_QUEUE FALSE
314
+ ONE_CORE_FIRST_TO_MEM_QUEUE FALSE
315
+ ONE_CORE_FIRST_TO_MEM_QUEUE_TH 0
316
+ L1_CYCLE_TIME 312500
317
+ MLCQ_TO_L1Q_TRANSFER_LATENCY 1
318
+ L1Q_TO_FSB_TRANSFER_LATENCY 1
319
+ PRIORITIZE_PREFETCHES_WITH_UNIQUE FALSE
320
+ KICKOUT_PREFETCHES FALSE
321
+ KICKOUT_LOOK_FOR_OLDEST_FIRST FALSE
322
+ KICKOUT_OLDEST_PREFETCH FALSE
323
+ KICKOUT_OLDEST_PREFETCH_WITHIN_BANK FALSE
324
+ ORDER_BEYOND_BUS FALSE 1
325
+ ALL_FIFO_QUEUES FALSE
326
+ QUEUE_MLC_SIZE 0
327
+ QUEUE_L1_SIZE 0
328
+ QUEUE_BUS_OUT_SIZE 0
329
+ QUEUE_CORE_FILL_SIZE 0
330
+ ALLOW_TYPE_MATCHES FALSE
331
+ STREAM_PREFETCH_ON FALSE
332
+ DC_PREF_CACHE_ENABLE FALSE
333
+ DC_PREF_CACHE_CYCLE 0
334
+ PREF_INSERT_DCACHE_IMM TRUE
335
+ DC_PREF_CACHE_SIZE (64 * 1024)
336
+ DC_PREF_CACHE_ASSOC 4
337
+ DC_PREF_ONLY_L1HIT FALSE
338
+ PREF_CACHE_USE_RDY_CYCLE FALSE
339
+ IC_PREF_CACHE_ENABLE FALSE
340
+ IC_PREF_CACHE_SIZE (64 * 1024)
341
+ IC_PREF_CACHE_ASSOC 4
342
+ L1_PREF_CACHE_ENABLE FALSE
343
+ L1_PREF_CACHE_SIZE (1024 * 1024)
344
+ L1_PREF_CACHE_ASSOC 8
345
+ SET_OFF_PATH_CONFIRMED FALSE 1
346
+ USE_CONFIRMED_OFF FALSE
347
+ PREFCACHE_MOVE_OFFPATH FALSE
348
+ CACHE_STAT_ENABLE FALSE
349
+ PREF_DCACHE_HIT_FILL_L1 TRUE
350
+ PREF_ICACHE_HIT_FILL_L1 TRUE
351
+ CRITICAL_ACCESS_PLOT_ENABLE FALSE
352
+ CRITICAL_ACCESS_PLOT_FILE "critical_access_plot.dat"
353
+ ROUND_ROBIN_TO_L1 FALSE
354
+ PREF_I_TOGETHER FALSE
355
+ ONE_MORE_CACHE_LINE_ENABLE FALSE
356
+ L1_STATIC_PARTITION_ENABLE 0
357
+ L1_STATIC_PARTITION NULL
358
+ L1_DYNAMIC_PARTITION_ENABLE FALSE
359
+ L1_DYNAMIC_PARTITION_POLICY 0
360
+ PARTITION_UMON_DSS_PREF_ENABLE FALSE
361
+ L1_CACHE_HIT_POSITION_COLLECT FALSE
362
+ L1_PART_ON FALSE
363
+ L1_PART_TRIGGER "c:1000000"
364
+ L1_PART_START "t:0"
365
+ L1_PART_WARMUP FALSE
366
+ L1_PART_SHADOW_WARMUP FALSE
367
+ L1_PART_METRIC 0
368
+ L1_PART_SEARCH 0
369
+ L1_PART_USE_STALLING TRUE
370
+ L1_PART_FILL_DELAY 0
371
+ L1_SHADOW_TAGS_MODULO 1
372
+ HIER_MSHR_ON FALSE
373
+ PERF_PRED_ENABLE FALSE
374
+ PERF_PRED_MECH PERF_PRED_CP
375
+ PERF_PRED_REQ_LATENCY_MECH PERF_PRED_REQ_LATENCY_MECH_REQ_LATENCY
376
+ PERF_PRED_COUNT_ALL FALSE
377
+ PERF_PRED_COUNT_INST_MISSES TRUE
378
+ PERF_PRED_COUNT_PREFETCHES FALSE
379
+ PERF_PRED_COUNT_OFFPATH_REQS FALSE
380
+ PERF_PRED_COUNT_BW_REQS TRUE
381
+ PERF_PRED_UPDATE_MEM_REQ_TYPE FALSE
382
+ PERF_PRED_SLACK_PERIOD_SIZE 32
383
+ PERF_PRED_REQS_FINISH_AT_FILL FALSE
384
+ PERF_PRED_MEM_UTIL_VIA_BUS_BW FALSE
385
+ PERF_PRED_CHIP_UTIL_VIA_MEM_STALL FALSE
386
+ DUMB_MODEL_AVG_REQ_DISTANCE 100
387
+ DUMB_MODEL_RANDOMIZE_DISTANCE FALSE
388
+ DUMB_MODEL_AVG_REQ_DISTANCE_PER_CORE NULL
389
+ DUMB_MODEL_AVG_ROW_HITS 1
390
+ DUMB_MODEL_AVG_ROW_HITS_PER_CORE NULL
391
+ DUMB_MODEL_MLP 1
392
+ DUMB_MODEL_MLP_PER_CORE NULL
393
+ RAMULATOR_STANDARD "DDR4" DDR4
394
+ RAMULATOR_SPEED "DDR4_2400R" DDR4_2400R
395
+ RAMULATOR_ORG "DDR4_8Gb_x8" DDR4_8Gb_x8
396
+ RAMULATOR_CHANNELS 1 1
397
+ RAMULATOR_RANKS 1 1
398
+ RAMULATOR_BANKGROUPS 4 4
399
+ RAMULATOR_BANKS 4 4
400
+ RAMULATOR_CHIP_WIDTH 8 8
401
+ BUS_WIDTH_IN_BYTES 8 8
402
+ RAMULATOR_ROWS 65536 65536
403
+ RAMULATOR_COLS 1024 1024
404
+ RAMULATOR_SCHEDULING_POLICY "FRFCFS_Cap" FRFCFS_Cap
405
+ RAMULATOR_READQ_ENTRIES 32 32
406
+ RAMULATOR_WRITEQ_ENTRIES 32 32
407
+ RAMULATOR_REC_CMD_TRACE "off" FALSE
408
+ RAMULATOR_PRINT_CMD_TRACE "off" FALSE
409
+ RAMULATOR_USE_REST_OF_ADDR_AS_ROW_ADDR "on"
410
+ RAMULATOR_TCK 833333 833333
411
+ RAMULATOR_TCL 16 16
412
+ RAMULATOR_TCCD 6 6
413
+ RAMULATOR_TCCDS 4 4
414
+ RAMULATOR_TCCDL 6 6
415
+ RAMULATOR_TCWL 12 12
416
+ RAMULATOR_TBL 4 4
417
+ RAMULATOR_TWTR 9 9
418
+ RAMULATOR_TWTRS 3 3
419
+ RAMULATOR_TWTRL 9 9
420
+ RAMULATOR_TRP 16 16
421
+ RAMULATOR_TRPpb 16 16
422
+ RAMULATOR_TRPab 16 16
423
+ RAMULATOR_TRCD 16 16
424
+ RAMULATOR_TRCDR 16 16
425
+ RAMULATOR_TRCDW 16 16
426
+ RAMULATOR_TRAS 39 39
427
+ DRAM_TECH_IN_NM 32 32
428
+ DVFS_ON FALSE
429
+ DVFS_METRIC DVFS_METRIC_NUM_ELEMS
430
+ DVFS_CONFIGS NULL
431
+ DVFS_CONFIG_FILE NULL
432
+ DVFS_START "t:0"
433
+ DVFS_PERIOD "t:312500000000"
434
+ DVFS_LOG TRUE
435
+ DVFS_INDIVIDUAL_CORES FALSE
436
+ DVFS_CHIP_LEVEL FALSE
437
+ DVFS_STATIC NULL
438
+ DVFS_FORCE_CONFIG NULL
439
+ DVFS_REPLAY_CONFIG_TRACE NULL
440
+ DVFS_USE_ORACLE FALSE
441
+ DVFS_USE_BW_SHARING FALSE
442
+ DVFS_USE_DRAM_SHARING FALSE
443
+ DVFS_USE_STALL_TIME FALSE
444
+ DVFS_DRAM_SHARING_SOLVER_BIN NULL
445
+ DVFS_DRAM_SHARING_SOLVER_STRICT TRUE
446
+ DVFS_BW_SHARING_BUS_UTIL_THRESH 0.95
447
+ DVFS_BW_SHARING_MAX_REQS 28.0
448
+ DVFS_BW_SHARING_MAX_RW_COST 0.25
449
+ DVFS_BW_SHARING_NO_PREF_STALL TRUE
450
+ DVFS_BW_SHARING_CRIT_STATS TRUE
451
+ DVFS_COUNT_L1_ACCESS_STALL FALSE
452
+ NUM_CORES 1
453
+ CHIP_CYCLE_TIME 312500 312500
454
+ CORE_0_CYCLE_TIME 312500
455
+ CORE_1_CYCLE_TIME 312500
456
+ CORE_2_CYCLE_TIME 312500
457
+ CORE_3_CYCLE_TIME 312500
458
+ CORE_4_CYCLE_TIME 312500
459
+ CORE_5_CYCLE_TIME 312500
460
+ CORE_6_CYCLE_TIME 312500
461
+ CORE_7_CYCLE_TIME 312500
462
+ CORE_8_CYCLE_TIME 312500
463
+ CORE_9_CYCLE_TIME 312500
464
+ CORE_10_CYCLE_TIME 312500
465
+ CORE_11_CYCLE_TIME 312500
466
+ CORE_12_CYCLE_TIME 312500
467
+ CORE_13_CYCLE_TIME 312500
468
+ CORE_14_CYCLE_TIME 312500
469
+ CORE_15_CYCLE_TIME 312500
470
+ CORE_16_CYCLE_TIME 312500
471
+ CORE_17_CYCLE_TIME 312500
472
+ CORE_18_CYCLE_TIME 312500
473
+ CORE_19_CYCLE_TIME 312500
474
+ CORE_20_CYCLE_TIME 312500
475
+ CORE_21_CYCLE_TIME 312500
476
+ CORE_22_CYCLE_TIME 312500
477
+ CORE_23_CYCLE_TIME 312500
478
+ CORE_24_CYCLE_TIME 312500
479
+ CORE_25_CYCLE_TIME 312500
480
+ CORE_26_CYCLE_TIME 312500
481
+ CORE_27_CYCLE_TIME 312500
482
+ CORE_28_CYCLE_TIME 312500
483
+ CORE_29_CYCLE_TIME 312500
484
+ CORE_30_CYCLE_TIME 312500
485
+ CORE_31_CYCLE_TIME 312500
486
+ CORE_32_CYCLE_TIME 312500
487
+ CORE_33_CYCLE_TIME 312500
488
+ CORE_34_CYCLE_TIME 312500
489
+ CORE_35_CYCLE_TIME 312500
490
+ CORE_36_CYCLE_TIME 312500
491
+ CORE_37_CYCLE_TIME 312500
492
+ CORE_38_CYCLE_TIME 312500
493
+ CORE_39_CYCLE_TIME 312500
494
+ CORE_40_CYCLE_TIME 312500
495
+ CORE_41_CYCLE_TIME 312500
496
+ CORE_42_CYCLE_TIME 312500
497
+ CORE_43_CYCLE_TIME 312500
498
+ CORE_44_CYCLE_TIME 312500
499
+ CORE_45_CYCLE_TIME 312500
500
+ CORE_46_CYCLE_TIME 312500
501
+ CORE_47_CYCLE_TIME 312500
502
+ CORE_48_CYCLE_TIME 312500
503
+ CORE_49_CYCLE_TIME 312500
504
+ CORE_50_CYCLE_TIME 312500
505
+ CORE_51_CYCLE_TIME 312500
506
+ CORE_52_CYCLE_TIME 312500
507
+ CORE_53_CYCLE_TIME 312500
508
+ CORE_54_CYCLE_TIME 312500
509
+ CORE_55_CYCLE_TIME 312500
510
+ CORE_56_CYCLE_TIME 312500
511
+ CORE_57_CYCLE_TIME 312500
512
+ CORE_58_CYCLE_TIME 312500
513
+ CORE_59_CYCLE_TIME 312500
514
+ CORE_60_CYCLE_TIME 312500
515
+ CORE_61_CYCLE_TIME 312500
516
+ CORE_62_CYCLE_TIME 312500
517
+ CORE_63_CYCLE_TIME 312500
518
+ TOPDOWN_FU_EXEC_FEW 0
519
+ ISSUE_WIDTH 4 6
520
+ RS_FILL_WIDTH 8 0
521
+ NODE_TABLE_SIZE 256 512
522
+ NODE_RET_WIDTH 4 8
523
+ NODE_RETIRE_RATE 10
524
+ DECODE_WIDTH 4 6
525
+ IDQ_SIZE 140 144
526
+ REG_RENAMING_SCHEME 0 1
527
+ REG_TABLE_INTEGER_PHYSICAL_SIZE 256 280
528
+ REG_TABLE_VECTOR_PHYSICAL_SIZE 256 332
529
+ REG_TABLE_INTEGER_VIRTUAL_SIZE 256
530
+ REG_TABLE_VECTOR_VIRTUAL_SIZE 256
531
+ REG_RENAMING_MOVE_ELIMINATE FALSE
532
+ NODE_ISSUE_QUEUE_DISPATCH_SCHEME 0
533
+ NODE_ISSUE_QUEUE_SCHEDULE_SCHEME 0
534
+ ISSUE_QUEUE_PARALLEL_PICK FALSE
535
+ RS_SIZES "256" 97 70 19
536
+ RS_CONNECTIONS "xF" b0100110011 b1000001100 b0011000000
537
+ FU_TYPES "0, 0, 0, 0" b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
538
+ LSQ_ENABLE TRUE
539
+ LOAD_QUEUE_ENTRY_NUM 128
540
+ STORE_QUEUE_ENTRY_NUM 72
541
+ DECODE_CYCLES 1 5
542
+ MAP_CYCLES 1 5
543
+ ICACHE_LATENCY 3
544
+ EXTRA_REDIRECT_CYCLES 0
545
+ EXTRA_RECOVERY_CYCLES 0
546
+ EXTRA_CALLSYS_CYCLES 20 const
547
+ DIE_ON_CALLSYS FALSE
548
+ DIE_ON_RET_STALL_THRESH 0
549
+ DIE_ON_RET_STALL_CORE 0
550
+ DIE_ON_MEM_BLOCK_THRESH 0
551
+ DIE_ON_MEM_BLOCK_CORE 0
552
+ ICACHE_FETCH_ACROSS_FETCH_TARGET TRUE
553
+ UOP_CACHE_FETCH_ACROSS_FETCH_TARGET TRUE
554
+ FETCH_OFF_PATH_OPS TRUE 1
555
+ WP_COLLECT_STATS TRUE
556
+ OP_INV_DELAY 1
557
+ OP_NOP_DELAY 1
558
+ OP_CF_DELAY 1
559
+ OP_MOV_DELAY 1
560
+ OP_CMOV_DELAY 1
561
+ OP_LDA_DELAY 1
562
+ OP_ILD_DELAY 1
563
+ OP_IST_DELAY 1
564
+ OP_IADD_DELAY 1
565
+ OP_IMUL_DELAY 3
566
+ OP_IDIV_DELAY -20
567
+ OP_ICMP_DELAY 1
568
+ OP_LOGIC_DELAY 1
569
+ OP_SHIFT_DELAY 1
570
+ OP_FLD_DELAY 1
571
+ OP_FST_DELAY 1
572
+ OP_FCVT_DELAY 3
573
+ OP_FADD_DELAY 3
574
+ OP_FMUL_DELAY 5
575
+ OP_FMA_DELAY 5
576
+ OP_FDIV_DELAY -20
577
+ OP_FCMP_DELAY 3
578
+ OP_FCMOV_DELAY 1
579
+ OP_GATHER_DELAY 12
580
+ OP_SCATTER_DELAY 18
581
+ OP_PIPELINED_FAST_DELAY 2
582
+ OP_PIPELINED_MEDIUM_DELAY 5
583
+ OP_PIPELINED_SLOW_DELAY 10
584
+ OP_NOTPIPELINED_MEDIUM_DELAY -5
585
+ OP_NOTPIPELINED_SLOW_DELAY -20
586
+ OP_NOTPIPELINED_VERY_SLOW_DELAY -100
587
+ UNIFORM_OP_DELAY 0
588
+ STALL_ON_WAIT_MEM TRUE
589
+ STORES_DO_NOT_BLOCK_WINDOW FALSE 1
590
+ PREFS_DO_NOT_BLOCK_WINDOW FALSE 1
591
+ OBEY_REG_DEP TRUE
592
+ TRACK_L1_MISS_DEPS FALSE
593
+ CBP_TRACE_R0 NULL /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
594
+ CBP_TRACE_R1 NULL
595
+ CBP_TRACE_R2 NULL
596
+ CBP_TRACE_R3 NULL
597
+ CBP_TRACE_R4 NULL
598
+ CBP_TRACE_R5 NULL
599
+ CBP_TRACE_R6 NULL
600
+ CBP_TRACE_R7 NULL
601
+ CBP_TRACE_R8 NULL
602
+ CBP_TRACE_R9 NULL
603
+ CBP_TRACE_R10 NULL
604
+ CBP_TRACE_R11 NULL
605
+ CBP_TRACE_R12 NULL
606
+ CBP_TRACE_R13 NULL
607
+ CBP_TRACE_R14 NULL
608
+ CBP_TRACE_R15 NULL
609
+ CBP_TRACE_R16 NULL
610
+ CBP_TRACE_R17 NULL
611
+ CBP_TRACE_R18 NULL
612
+ CBP_TRACE_R19 NULL
613
+ CBP_TRACE_R20 NULL
614
+ CBP_TRACE_R21 NULL
615
+ CBP_TRACE_R22 NULL
616
+ CBP_TRACE_R23 NULL
617
+ CBP_TRACE_R24 NULL
618
+ CBP_TRACE_R25 NULL
619
+ CBP_TRACE_R26 NULL
620
+ CBP_TRACE_R27 NULL
621
+ CBP_TRACE_R28 NULL
622
+ CBP_TRACE_R29 NULL
623
+ CBP_TRACE_R30 NULL
624
+ CBP_TRACE_R31 NULL
625
+ CBP_TRACE_R32 NULL
626
+ CBP_TRACE_R33 NULL
627
+ CBP_TRACE_R34 NULL
628
+ CBP_TRACE_R35 NULL
629
+ CBP_TRACE_R36 NULL
630
+ CBP_TRACE_R37 NULL
631
+ CBP_TRACE_R38 NULL
632
+ CBP_TRACE_R39 NULL
633
+ CBP_TRACE_R40 NULL
634
+ CBP_TRACE_R41 NULL
635
+ CBP_TRACE_R42 NULL
636
+ CBP_TRACE_R43 NULL
637
+ CBP_TRACE_R44 NULL
638
+ CBP_TRACE_R45 NULL
639
+ CBP_TRACE_R46 NULL
640
+ CBP_TRACE_R47 NULL
641
+ CBP_TRACE_R48 NULL
642
+ CBP_TRACE_R49 NULL
643
+ CBP_TRACE_R50 NULL
644
+ CBP_TRACE_R51 NULL
645
+ CBP_TRACE_R52 NULL
646
+ CBP_TRACE_R53 NULL
647
+ CBP_TRACE_R54 NULL
648
+ CBP_TRACE_R55 NULL
649
+ CBP_TRACE_R56 NULL
650
+ CBP_TRACE_R57 NULL
651
+ CBP_TRACE_R58 NULL
652
+ CBP_TRACE_R59 NULL
653
+ CBP_TRACE_R60 NULL
654
+ CBP_TRACE_R61 NULL
655
+ CBP_TRACE_R62 NULL
656
+ CBP_TRACE_R63 NULL
657
+ FE_FTQ_BLOCK_NUM 32
658
+ FE_FTQ_TAKEN_CFS_PER_CYCLE 2
659
+ FE_FTQ_FT_PER_CYCLE 1
660
+ DUMB_CORE_ON FALSE
661
+ DUMB_CORE 1
662
+ DCACHE_MISS_RATE 10
663
+ L1_MISS_RATE 10
664
+ TRACE_BUF_SIZE 0
665
+ PERFECT_CONFIDENCE FALSE
666
+ CONFIDENCE_ENABLE FALSE
667
+ CONFIDENCE_MECH 0
668
+ CONF_OFF_PATH_THRESHOLD 15
669
+ CONF_OFF_PATH_INC 5
670
+ CONF_BTB_MISS_BP_TAKEN FALSE
671
+ CONF_IPC_RATE_CONF FALSE
672
+ CONF_BTB_MISS_BP_TAKEN_THRESHOLD 0
673
+ CONF_BTB_MISS_RATE_CYCLES_THRESHOLD 1.0
674
+ CONF_IBTB_MISS_RATE_CYCLES_THRESHOLD 1.0
675
+ CONF_MISFETCH_RATE_CYCLES_THRESHOLD 1.0
676
+ CONF_MISPRED_RATE_CYCLES_THRESHOLD 1.0
677
+ CONF_BTB_MISS_SAMPLE_RATE 100000
678
+ CONF_IBTB_MISS_SAMPLE_RATE 100000
679
+ CONF_MISFETCH_SAMPLE_RATE 100000
680
+ CONF_MISPRED_SAMPLE_RATE 100000
681
+ CONF_IPC_SAMPLE_RATE 100000
682
+ CONF_BTB_MISS_RATE_WEIGHT 200
683
+ CONF_BTB_MISS_BP_TAKEN_CONF TRUE
684
+ CONF_IBTB_MISS_BP_TAKEN_CONF TRUE
685
+ CONF_BTB_MISS_RATE_CONF TRUE
686
+ CONF_IBTB_MISS_RATE_CONF TRUE
687
+ CONF_MISFETCH_RATE_CONF TRUE
688
+ CONF_MISPRED_RATE_CONF TRUE
689
+ CONF_INV_BP_CONF TRUE
690
+ CONF_PERFECT_BTB_MISS_CONF FALSE
691
+ CONF_PERFECT_IBTB_MISS_CONF FALSE
692
+ CONF_PERFECT_MISFETCH_CONF FALSE
693
+ CONF_PERFECT_MISPRED_CONF FALSE
694
+ CONF_LOG_DFE_TO_REC FALSE
695
+ CONF_LOG_PHASE_CYCLES FALSE
696
+ NUM_BPS 1
697
+ DFE0_TRIGGER_POLICY 0
698
+ DFE1_TRIGGER_POLICY 1
699
+ DFE2_TRIGGER_POLICY 1
700
+ DFE3_TRIGGER_POLICY 1
701
+ DFE4_TRIGGER_POLICY 1
702
+ DFE0_STOP_POLICY 0
703
+ DFE1_STOP_POLICY 1
704
+ DFE2_STOP_POLICY 1
705
+ DFE3_STOP_POLICY 1
706
+ DFE4_STOP_POLICY 1
707
+ LOOKAHEAD_BUF_SIZE 0
708
+ DEBUG_CYCLE_START 0 0
709
+ DEBUG_CYCLE_STOP 0 -1
710
+ DEBUG_TIME_START 0
711
+ DEBUG_TIME_STOP 0
712
+ DEBUG_INST_START 0 0
713
+ DEBUG_INST_STOP 0 -1
714
+ DEBUG_OP_START 0
715
+ DEBUG_OP_STOP 0
716
+ DEBUG_CACHE_LIB FALSE
717
+ DEBUG_HASH_LIB FALSE
718
+ DEBUG_LIST_LIB FALSE
719
+ DEBUG_PORT_LIB FALSE
720
+ DEBUG_BUS_LIB FALSE
721
+ DEBUG_OP_POOL FALSE
722
+ DEBUG_ORACLE FALSE
723
+ DEBUG_FRONTEND FALSE
724
+ DEBUG_ADDR_TRANS FALSE
725
+ DEBUG_BP FALSE
726
+ DEBUG_BP_DIR FALSE
727
+ DEBUG_BTB FALSE
728
+ DEBUG_CRS FALSE
729
+ DEBUG_MAP FALSE
730
+ DEBUG_MEMORY FALSE
731
+ DEBUG_REPLAY FALSE
732
+ DEBUG_FREQ FALSE
733
+ DEBUG_MODEL FALSE
734
+ DEBUG_THREAD FALSE
735
+ DEBUG_DECOUPLED_FE FALSE
736
+ DEBUG_CONF FALSE
737
+ DEBUG_ICACHE_STAGE FALSE
738
+ DEBUG_DECODE_STAGE FALSE
739
+ DEBUG_CPP_CACHE FALSE
740
+ DEBUG_UOP_CACHE FALSE
741
+ DEBUG_UOP_QUEUE_STAGE FALSE
742
+ DEBUG_IDQ_STAGE FALSE
743
+ DEBUG_MAP_STAGE FALSE
744
+ DEBUG_NODE_STAGE FALSE
745
+ DEBUG_EXEC_STAGE FALSE
746
+ DEBUG_DCACHE_STAGE FALSE
747
+ DEBUG_RETIRED_UOPS FALSE
748
+ DEBUG_EXC_INSERTS FALSE
749
+ DEBUG_BP_CONF FALSE
750
+ DEBUG_ONPATH_CONF FALSE
751
+ DEBUG_STREAM FALSE
752
+ DEBUG_STREAM_MEM FALSE
753
+ DEBUG_WAY FALSE
754
+ DEBUG_L2MARKV FALSE
755
+ DEBUG_L2L1PREF FALSE
756
+ DEBUG_PERF_PRED FALSE
757
+ DEBUG_POWER_UTILS FALSE
758
+ DEBUG_DVFS FALSE
759
+ DEBUG_TRACE_READ FALSE
760
+ DEBUG_INST_FIELDS FALSE
761
+ DEBUG_OP_FIELDS FALSE
762
+ DEBUG_PIN_EXEC_DRIVEN FALSE
763
+ DEBUG_CACHE_PART FALSE
764
+ DEBUG_OPTIMIZER2 FALSE
765
+ DEBUG_PREF FALSE
766
+ DEBUG_FDIP FALSE
767
+ DEBUG_EIP FALSE
768
+ DEBUG_DJOLT FALSE
769
+ DEBUG_FNLMMA FALSE
770
+ PERFECT_BP FALSE
771
+ PERFECT_BTB FALSE
772
+ PERFECT_IBP FALSE
773
+ PERFECT_CRS FALSE
774
+ PERFECT_CBR_BTB FALSE
775
+ PERFECT_NT_BTB FALSE 0 # deprecated, effectively always true.
776
+ CFS_PER_CYCLE 3 6 # Number of branches that can be predicted in a single cycle
777
+ UPDATE_BP_OFF_PATH FALSE 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
778
+ BP_UPDATE_AT_RETIRE FALSE 0 # Update the BP at retire. If false, update at the end of exec.
779
+ BP_MECH TAGE64K_BP tage64k
780
+ BP_MECH_L0 BIMODAL_BP
781
+ BP_L0_LATENCY 1
782
+ BP_MAIN_LATENCY 3
783
+ BIMODAL_ENTRIES (4 * 1024)
784
+ HIST_LENGTH 16
785
+ PHT_CTR_BITS 2 const
786
+ BHT_ENTRIES (4 * 1024)
787
+ BHT_ASSOC 4
788
+ HYBRIDS_INDEX_LENGTH 16
789
+ HYBRIDG_HIST_LENGTH 16
790
+ HYBRIDP_HIST_LENGTH 16
791
+ FILTER_INDEX_LENGTH 16
792
+ USE_FILTER FALSE
793
+ INF_HYBRIDGP FALSE
794
+ BP_HASH_TOS FALSE
795
+ IBTB_HASH_TOS FALSE
796
+ BTB_MECH GENERIC_BTB generic
797
+ BTB_ENTRIES 12288 12288
798
+ BTB_ASSOC 4 4
799
+ BTB_NUM_BRSLOT 1
800
+ BTB_BLOCK_SIZE 64
801
+ BTB_OFF_PATH_WRITES TRUE 1
802
+ BTB_MAIN_LATENCY 3 3
803
+ BTB_L0_PRESENT FALSE 1
804
+ BTB_L0_ENTRIES 128 128
805
+ BTB_L0_ASSOC 4 4
806
+ BTB_L0_LATENCY 1 1
807
+ BTB_L1_PRESENT FALSE 1
808
+ BTB_L1_ENTRIES 6144 6144
809
+ BTB_L1_ASSOC 4 4
810
+ BTB_L1_LATENCY 2 2
811
+ ENABLE_CRS TRUE 1
812
+ CRS_ENTRIES 32 128
813
+ CRS_REALISTIC 0 1
814
+ ENABLE_IBP TRUE 1 # Enable the indirect branch predictor
815
+ USE_PAT_HIST TRUE
816
+ IBTB_MECH 1 tc_tagged
817
+ IBTB_HIST_LENGTH 16
818
+ IBTB_OFF_PATH_WRITES TRUE 1 # Allow off path ops to update the ibtb.
819
+ TARGETS_IN_HIST 4
820
+ TC_ENTRIES (4 * 1024) 4096
821
+ TC_ASSOC 4 4
822
+ NUM_CORR_BRANCHES 3
823
+ SEL_HIST_BP_ENTRIES 8192
824
+ SEL_HIST_LENGTH 16
825
+ SEL_HIST_DYN_CNT_TH 16
826
+ SEL_HIST_MISPRED_TH 4
827
+ ENABLE_BP_CONF FALSE
828
+ CONF_MECH 0
829
+ PERF_BP_CONF_PRED FALSE
830
+ BPC_BITS 16
831
+ BPC_MECH 1
832
+ BPC_CTR_RESET TRUE
833
+ BPC_CIT_BITS 8
834
+ BPC_CIT_TH 50
835
+ BPC_CTR_BITS 3
836
+ OPC_COUNT_ZEROS FALSE
837
+ OPC_COUNT_THRESH 10
838
+ INF_LOOP FALSE
839
+ INF_LOOP_BUCKETS 811
840
+ LOOP_ENTRIES (4 * 1024)
841
+ LOOP_ASSOC 4
842
+ LOOP_COUNT_MAX 127
843
+ LOOP_REPEAT_MAX 15
844
+ KNOB_PRINT_BRINFO FALSE
845
+ BR_MISPRED_FILE NULL
846
+ SPEC_LEVEL 3
847
+ RANDOM_DETERMINISTIC TRUE
848
+ TAGESCL64KB_SC TRUE
849
+ TAGESCL64KB_LOOP TRUE
850
+ TAGESCL64KB_ALT TRUE
851
+ CONF_PERCEPTRON_TH 0
852
+ CONF_PERCEPTRON_CTR_BITS 8
853
+ CONF_PERCEPTRON_ENTRIES 127
854
+ CONF_PERCEPTRON_THRESH_OVRD 0
855
+ CONF_HIST_LENGTH 32
856
+ PERCEPTRON_CONF_USE_CONF FALSE
857
+ PERCEPTRON_CONF_TRAIN_HIS FALSE
858
+ PERCEPTRON_CONF_TRAIN_CONF FALSE
859
+ PERCEPTRON_CONF_TRAIN_OFFSET_CONF FALSE
860
+ PERCEPTRON_TRAIN_MISP_FACTOR 1
861
+ PERCEPTRON_TRAIN_CORR_FACTOR 1
862
+ PERCEPTRON_CONF_HIS_BOTH FALSE
863
+ PERCEPTRON_CONF_HIS_BOTH_LENGTH 4
864
+ MTAGE_REALISTIC_SC_40K FALSE
865
+ MTAGE_REALISTIC_SC_100K FALSE
866
+ H2P_TABLE_BUCKETS 16384
867
+ H2P_MIN_EXEC 5000
868
+ H2P_MIN_MISPRED 333
869
+ H2P_MISPRED_RATIO_PERMIL 10
870
+ H2P_TRACK_CBR TRUE
871
+ H2P_TRACK_REP TRUE
872
+ H2P_TRACK_CALL FALSE
873
+ H2P_TRACK_IBR FALSE
874
+ H2P_TRACK_ICALL FALSE
875
+ H2P_TRACK_RET FALSE
876
+ POWER_INTF_ON FALSE
877
+ POWER_INTF_ENABLE_SCALING FALSE
878
+ POWER_INTF_EXEC "power/power_intf.py"
879
+ POWER_INTF_REF_CHIP_TECH_NM 22
880
+ POWER_INTF_REF_CHIP_FREQ (3.2e9)
881
+ POWER_INTF_REF_MEMORY_FREQ (0.8e9)
882
+ POWER_OTHER (0.0)
883
+ PREF_STREAM_ON FALSE 1
884
+ PREF_STREAM_PER_CORE_ENABLE FALSE
885
+ STREAM_BUFFER_N 16
886
+ STREAM_PREFETCH_N 2 4
887
+ STREAM_START_DIS 5 1
888
+ STREAM_LENGTH 16 64
889
+ STREAM_FULL_N 1
890
+ STREAM_TRAIN_LENGTH 16
891
+ STREAM_TRAIN_NUM 1 4
892
+ PREF_ACC_USE_CACHE FALSE
893
+ STREAM_STALL_ON_QUEUE_FULL FALSE
894
+ PREF_SCHEDULE_NUM 4
895
+ TRAIN_FILTER_SIZE 32
896
+ PREF_REQ_Q_SIZE 64
897
+ STREAM_CREATE_ON_DC_MISS FALSE 0
898
+ STREAM_CREATE_ON_L1_MISS TRUE 1
899
+ STREAM_TRAIN_ON_WRONGPATH TRUE
900
+ STREAM_CREATE_ON_WRONGPATH TRUE
901
+ STREAM_PREF_INTO_DCACHE FALSE
902
+ REMOVE_REDUNDANT_STREAM FALSE
903
+ L2HIT_STREAM_SCHEDULE_NUM 4
904
+ PREF_REQ_QUEUE_FILTER_ON FALSE
905
+ HW_PREF_HIT_TRAIN_STREAM FALSE
906
+ L2HIT_STREAM_BUFFER_N 32
907
+ L2HIT_STREAM_PREFETCH_N 2
908
+ L2HIT_STREAM_START_DIS 2
909
+ L2HIT_STREAM_LENGTH 8
910
+ L2HIT_PREF_REQ_Q_SIZE 128
911
+ L2HIT_L2ACCESS_REQ_Q_SIZE 64
912
+ PREF_STREAM_ACCPERSTREAM FALSE
913
+ PREF_ACC_DISTANCE_10 128
914
+ PREF_FRAMEWORK_ON FALSE 1
915
+ PREF_TRACE_ON FALSE
916
+ PREF_UMLC_ON FALSE
917
+ PREF_UL1_ON TRUE
918
+ PREF_DL0REQ_QUEUE_SIZE 32
919
+ PREF_UMLC_REQ_QUEUE_SIZE 64
920
+ PREF_UL1REQ_QUEUE_SIZE 128
921
+ PREF_SHARED_QUEUES TRUE
922
+ PREF_DL0_MISS_ON TRUE
923
+ PREF_DL0_HIT_ON TRUE
924
+ PREF_DL0REQ_QUEUE_FILTER_ON TRUE
925
+ PREF_UMLC_REQ_QUEUE_FILTER_ON TRUE
926
+ PREF_UL1REQ_QUEUE_FILTER_ON TRUE
927
+ PREF_DL0REQ_ADD_FILTER_ON TRUE
928
+ PREF_UMLC_REQ_ADD_FILTER_ON TRUE
929
+ PREF_UL1REQ_ADD_FILTER_ON TRUE
930
+ PREF_DL0REQ_QUEUE_OVERWRITE_ON_FULL FALSE
931
+ PREF_UMLC_REQ_QUEUE_OVERWRITE_ON_FULL FALSE
932
+ PREF_UL1REQ_QUEUE_OVERWRITE_ON_FULL FALSE 1
933
+ PREF_DL0SCHEDULE_NUM 4
934
+ PREF_UMLC_SCHEDULE_NUM 4
935
+ PREF_UL1SCHEDULE_NUM 4
936
+ PREF_L1Q_DEMAND_RESERVE 0
937
+ PREF_REPORT_PREF_MATCH_AS_MISS FALSE
938
+ PREF_REPORT_PREF_MATCH_AS_HIT TRUE
939
+ PREF_UPDATE_ON_WRONGPATH TRUE
940
+ PREF_TRAIN_ON_PREF_MISSES FALSE 0
941
+ PREF_ORACLE_TRAIN_ON FALSE 0
942
+ PREF_REQ_DROP FALSE
943
+ PREF_THROTTLE_ON FALSE
944
+ PREF_THROTTLEFB_ON FALSE 1
945
+ PREF_ACC_THRESH_1 0.90 0.75
946
+ PREF_ACC_THRESH_2 0.70 0.4
947
+ PREF_ACC_THRESH_3 0.60 0.4
948
+ PREF_ACC_THRESH_4 0.40
949
+ PREF_UPDATE_INTERVAL 0 8192
950
+ PREF_ANALYZE_LOAD FALSE
951
+ PREF_POL_THRESH_1 0.25
952
+ PREF_POL_THRESH_2 0.10
953
+ PREF_POLBV_ON FALSE
954
+ PREF_POLBV_SIZE 1024
955
+ PREF_TIMELY_THRESH 0.05 0.01
956
+ PREF_POLPF_THRESH 0.01 0.005
957
+ PREF_DEGFB_USEONLYACC FALSE
958
+ PREF_DEGFB_USEONLYPOL FALSE
959
+ PREF_DEGFB_USEONLYLATE FALSE
960
+ PREF_TIMELY_THRESH_2 0.005
961
+ PREF_DEGFB_STATPHASEFILE FALSE
962
+ PREF_MAX_DEGFB 4
963
+ PREF_DHAL FALSE
964
+ PREF_DHAL_SENTTHRESH 16
965
+ PREF_DHAL_USETHRESH_MAX 12
966
+ PREF_DHAL_USETHRESH_MIN2 8
967
+ PREF_DHAL_USETHRESH_MIN1 4
968
+ PREF_DHAL_MAXDEG 64
969
+ PREF_HFILTER_ON FALSE
970
+ PREF_HFILTER_INDEX_BITS 12
971
+ PREF_HFILTER_USE_PC FALSE
972
+ PREF_HFILTER_PRED_USELESS_THRES 2
973
+ PREF_HFILTER_RESET_ENABLE FALSE
974
+ PREF_HFILTER_RESET_INTERVAL 100000
975
+ EIP_ENABLE 0
976
+ L1I_ENTANGLED_TABLE_INDEX_BITS 9
977
+ L1I_ENTANGLED_TABLE_WAYS 16
978
+ DJOLT_ENABLE 0
979
+ FNLMMA_ENABLE 0
980
+ FDIP_ENABLE 1
981
+ FDIP_ALWAYS_PREFETCH FALSE
982
+ PERFECT_FDIP FALSE
983
+ IPRF_MAX_FTQ_ENTRY_CYC 2
984
+ FDIP_BLOOM_FILTER FALSE
985
+ FDIP_BLOOM_ENTRIES 4000
986
+ FDIP_BLOOM2_ENTRIES 1000
987
+ FDIP_BLOOM4_ENTRIES 1000
988
+ FDIP_BLOOM_SIZE 16384
989
+ FDIP_BLOOM_HASHES 6
990
+ FDIP_BLOOM_CLEAR_UNUSEFUL_RATIO 0.95
991
+ FDIP_BLOOM_CLEAR_CYC_PERIOD 10000
992
+ FDIP_UTILITY_HASH_ENABLE 0
993
+ FDIP_UTILITY_PREF_POLICY 0
994
+ FDIP_ADJUSTABLE_FTQ 0
995
+ FDIP_ADJUSTABLE_FTQ_CYC 100000
996
+ UTILITY_RATIO_THRESHOLD 0.58
997
+ TIMELINESS_RATIO_THRESHOLD 0.82
998
+ FDIP_PREF_NO_LATENCY FALSE
999
+ UDP_USEFUL_THRESHOLD 0
1000
+ UDP_WEIGHT_USEFUL 4
1001
+ UDP_WEIGHT_UNUSEFUL 1
1002
+ UDP_WEIGHT_POSITIVE_SATURATION 2147483647
1003
+ FDIP_GHIST_HASHING FALSE
1004
+ FDIP_UTILITY_ONLY_TRAIN_OFF_PATH FALSE
1005
+ FDIP_GHIST_BITS 8
1006
+ UFTQ_MIN_FTQ_BLOCK_NUM 4
1007
+ UFTQ_MAX_FTQ_BLOCK_NUM 64
1008
+ FDIP_SENIORITY_FTQ_HOLD_CYC 30000
1009
+ FDIP_PERFECT_PREFETCH FALSE
1010
+ FDIP_FREEZE_AT_MEM_BUF_LIMIT TRUE
1011
+ FDIP_DUAL_PATH_PREF_IC_ENABLE FALSE
1012
+ FDIP_DUAL_PATH_PREF_UOC_ENABLE FALSE
1013
+ TOP_MISPRED_BR_FILEPATH "br_resteer_coverage.csv"
1014
+ TOP_MISPRED_BR_RESTEER_COVERAGE 0
1015
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_ENABLE FALSE
1016
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_MISPRED_THRESHOLD 1
1017
+ FDIP_PRINT_CL_INFO FALSE
1018
+ BRANCH_MISPREDICTION_TABLE_SIZE 0
1019
+ UOC_PREF FALSE
1020
+ UOC_ORACLE_PREF FALSE
1021
+ UOC_ZERO_LATENCY_PREF FALSE
1022
+ L2L1PREF_ON FALSE
1023
+ L2WAY_PREF FALSE
1024
+ L2MARKV_PREF_ON FALSE
1025
+ L2NEXT_PREF_ON FALSE
1026
+ L2HIT_STREAM_PREF_ON FALSE
1027
+ L2L1_DC_HIT_TRAIN FALSE
1028
+ L1_HIT_DUMP_FILE_ON FALSE
1029
+ L1_HIT_DUMP_WO_TXT FALSE
1030
+ L1_HIT_DUMPFILE "l1hit_dump.out"
1031
+ IDEAL_L2_L1_PREFETCHER FALSE
1032
+ IDEAL_L2_ICACHE_PREFETCHER FALSE
1033
+ L1WAY_PREF_SEND_QUEUE 4
1034
+ L1PREF_REQ_QUEUE_SIZE 1024
1035
+ L1PREF_IMMEDIATE FALSE
1036
+ L1WAY_PREF_TIMER_DIS 1000
1037
+ L1MARKV_PREF_SEND_QUEUE 4
1038
+ L1PREF_MARKV_REQ_QUEUE_SIZE 1024
1039
+ MARKV_L2ACCESS_REQ_Q_SIZE 64
1040
+ L1MARKV_PREF_IMMEDIATE FALSE
1041
+ L1MARKV_PREF_TIMER_DIS 1
1042
+ L2L1_HIT_TRAIN TRUE
1043
+ L1MARKV_REQ_TH 1
1044
+ L2L1_IMMEDIATE_PREF_CACHE FALSE
1045
+ L2L1_FILL_PREF_CACHE FALSE
1046
+ L2L1_L2_HIT_STAT FALSE
1047
+ PREF_GHB_ON FALSE
1048
+ DEBUG_PREF_GHB FALSE
1049
+ PREF_GHB_BUFFER_N 1024
1050
+ PREF_GHB_INDEX_N 128
1051
+ PREF_GHB_CZONE_BITS 12
1052
+ PREF_GHB_DEGREE 16
1053
+ PREF_GHB_MAX_DEGREE 32
1054
+ PREF_STRIDE_ON FALSE
1055
+ DEBUG_PREF_STRIDE FALSE
1056
+ PREF_STRIDE_TABLE_N 1024
1057
+ PREF_STRIDE_REGION_BITS 16
1058
+ PREF_STRIDE_DEGREE 4
1059
+ PREF_STRIDE_DISTANCE 16
1060
+ PREF_STRIDE_STARTDISTANCE 1
1061
+ PREF_STRIDE_SINGLE_THRESH 6
1062
+ PREF_STRIDE_MULTI_THRESH 6
1063
+ PREF_STRIDE_SINGLE_STRIDE_MODE FALSE
1064
+ PREF_STRIDEPC_ON FALSE
1065
+ DEBUG_PREF_STRIDEPC FALSE
1066
+ PREF_STRIDEPC_TABLE_N 1024
1067
+ PREF_STRIDEPC_DEGREE 4
1068
+ PREF_STRIDEPC_DISTANCE 16
1069
+ PREF_STRIDEPC_USELOADADDR FALSE
1070
+ PREF_STRIDEPC_TRAINNUM 2
1071
+ PREF_STRIDEPC_STARTDIS 4
1072
+ PREF_PHASE_ON FALSE
1073
+ PREF_PHASE_STUDY FALSE
1074
+ DEBUG_PREF_PHASE FALSE
1075
+ PREF_PHASE_PRIME_HASH 16381
1076
+ PREF_PHASE_INFOSIZE 16384
1077
+ PREF_PHASE_LOG2REGIONSIZE 12
1078
+ PREF_PHASE_REGIONENTRIES 64
1079
+ PREF_PHASE_TRACKEDREGIONS 32
1080
+ PREF_PHASE_INTERVAL 100000
1081
+ PREF_PHASE_TABLE_SIZE 64
1082
+ PREF_PHASE_MAXDIFF_THRESH 64
1083
+ PREF_PHASE_MIN_MISSES 64
1084
+ PREF_PHASE_MISSPER 0.4
1085
+ PREF_2DC_ON FALSE
1086
+ DEBUG_PREF_2DC FALSE
1087
+ PREF_2DC_CACHE_SIZE (1 * 1024)
1088
+ PREF_2DC_CACHE_ASSOC 4
1089
+ PREF_2DC_CACHE_LINE_SIZE 1
1090
+ PREF_2DC_DEGREE 16
1091
+ PREF_2DC_ZONE_SHIFT 10
1092
+ PREF_2DC_TAG_SIZE 16
1093
+ PREF_2DC_NUM_REGIONS 64
1094
+ PREF_2DC_REGION_HASH 61
1095
+ PREF_MARKOV_ON FALSE
1096
+ DEBUG_PREF_MARKOV FALSE
1097
+ PREF_MARKOV_NUM_ENTRIES 65536
1098
+ PREF_MARKOV_NUM_NEXT_STATES 8
1099
+ PREF_MARKOV_SEND_ON_PREF_HIT TRUE
1100
+ PREF_MARKOV_UPDATE_ON_PREF_HIT TRUE
1101
+ PREF_MARKOV_TABLE_UPDATE_POLICY 0
1102
+ PREF_MARKOV_SEND_THRESHOLD 0
sssp-com-Youtube/fingerprint/run_1/sim.log ADDED
@@ -0,0 +1,93 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ [0]: ad: 0x7ffff3d9b879, op: 8
2
+ [0]: ad: 0x7ffff3d9b87d, op: 427
3
+ [0]: ad: 0x7ffff3d9b880, op: 427
4
+ [0]: ad: 0x7ffff3d9b883, op: 109
5
+ [0]: ad: 0x7ffff3d9b887, op: 321
6
+ new bb detected: 1
7
+ [1]: ad: 0x7ffff3d9b7c1, op: 427
8
+ [1]: ad: 0x7ffff3d9b7c8, op: 427
9
+ [1]: ad: 0x7ffff3d9b7cc, op: 847
10
+ [1]: ad: 0x7ffff3d9b7cf, op: 330
11
+ new bb detected: 2
12
+ [2]: ad: 0x7ffff3d9b7d1, op: 427
13
+ [2]: ad: 0x7ffff3d9b7d6, op: 847
14
+ [2]: ad: 0x7ffff3d9b7d9, op: 315
15
+ new bb detected: 3
16
+ [3]: ad: 0x7ffff3d9b7db, op: 427
17
+ [3]: ad: 0x7ffff3d9b7de, op: 1723
18
+ [3]: ad: 0x7ffff3d9b7e0, op: 427
19
+ [3]: ad: 0x7ffff3d9b7e3, op: 316
20
+ new bb detected: 4
21
+ [4]: ad: 0x7ffff3d9b7f2, op: 427
22
+ [4]: ad: 0x7ffff3d9b7f6, op: 427
23
+ [4]: ad: 0x7ffff3d9b7fa, op: 109
24
+ [4]: ad: 0x7ffff3d9b7ff, op: 315
25
+ new bb detected: 5
26
+ [5]: ad: 0x7ffff3d9b801, op: 427
27
+ [5]: ad: 0x7ffff3d9b805, op: 465
28
+ [5]: ad: 0x7ffff3d9b808, op: 427
29
+ [5]: ad: 0x7ffff3d9b80c, op: 8
30
+ [5]: ad: 0x7ffff3d9b80f, op: 109
31
+ [5]: ad: 0x7ffff3d9b813, op: 315
32
+ new bb detected: 6
33
+ [6]: ad: 0x7ffff3d9b7e8, op: 8
34
+ [6]: ad: 0x7ffff3d9b7ec, op: 109
35
+ [6]: ad: 0x7ffff3d9b7f0, op: 330
36
+ new bb detected: 7
37
+ [7]: ad: 0x7ffff3d9b870, op: 427
38
+ [7]: ad: 0x7ffff3d9b873, op: 388
39
+ [7]: ad: 0x7ffff3d9b876, op: 427
40
+ [7]: ad: 0x7ffff3d9b879, op: 8
41
+ [7]: ad: 0x7ffff3d9b87d, op: 427
42
+ [7]: ad: 0x7ffff3d9b880, op: 427
43
+ [7]: ad: 0x7ffff3d9b883, op: 109
44
+ [7]: ad: 0x7ffff3d9b887, op: 321
45
+ new bb detected: 8
46
+ [8]: ad: 0x7ffff3d9b7b0, op: 388
47
+ [8]: ad: 0x7ffff3d9b7b3, op: 8
48
+ [8]: ad: 0x7ffff3d9b7b7, op: 109
49
+ [8]: ad: 0x7ffff3d9b7bb, op: 315
50
+ new bb detected: 9
51
+ Scarab gitrev: 7185dea
52
+ Warning: Scarab expects the trace file type to include OFFLINE_FILE_TYPE_ARCH_REGDEPS (0x20000), but got type: 0xe40
53
+ Scarab started at Fri Jul 17 21:31:52 2026
54
+
55
+ read from initialization: 0x7ffff3d9b879
56
+ advanceReader: ROI end reached (ordinal 20000002 > roi_end 20000000)
57
+ Reached end of trace (last_inst) pc=0x7ffff3d9b7ec
58
+ [7]: ad: 0x7ffff3d9b7e8, op: 8
59
+ DUP bb detected at trace end
60
+ to be appened segment num 1
61
+ 10000000
62
+ 10000000
63
+ ====================================
64
+ TRACE_INST_TAKEN_NOT_CF:0
65
+ TRACE_INST_TAKEN_CF_BR:292272
66
+ TRACE_INST_TAKEN_CF_CBR:844841
67
+ TRACE_INST_TAKEN_CF_REP:0
68
+ TRACE_INST_TAKEN_CF_CALL:0
69
+ TRACE_INST_TAKEN_CF_IBR:0
70
+ TRACE_INST_TAKEN_CF_ICALL:0
71
+ TRACE_INST_TAKEN_CF_ICO:0
72
+ TRACE_INST_TAKEN_CF_RET:0
73
+ TRACE_INST_TAKEN_CF_SYS:0
74
+ ====================================
75
+ identity within this segment
76
+ 2 bbs with same first pc
77
+ [7]: size 3, freq 239228
78
+ 7ffff3d9b7e8: 8, 0
79
+ 7ffff3d9b7ec: 109, 0
80
+ 7ffff3d9b7f0: 330, 0
81
+ [7]: size 1, freq 1
82
+ 7ffff3d9b7e8: 8, 0
83
+ 1 / 9
84
+ ========================================================
85
+ Number of blocks built : 9
86
+ Average size : 4.56 instructions
87
+ Number of blocks executed : 2220990
88
+ Average weighted size : 4.50 instructions
89
+ Number of total instructions : 10000000
90
+ Number of fetched instruction : 10000000
91
+ ========================================================
92
+ Scarab finished at Fri Jul 17 21:31:56 2026
93
+
sssp-com-Youtube/fingerprint/run_10/PARAMS.in ADDED
@@ -0,0 +1,268 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ # File : PARAMS.golden_cove
2
+ # Date : 02/27/25
3
+ # Description : Golden Cove Configuration
4
+ # Author : Surim Oh <[email protected]>
5
+ #
6
+ # Based on documentation found here:
7
+ # https://en.wikipedia.org/wiki/Golden_Cove
8
+ # https://en.wikichip.org/wiki/intel/microarchitectures/golden_cove
9
+ # https://www.anandtech.com/show/16881/a-deep-dive-into-intels-alder-lake-microarchitectures/3
10
+
11
+ ## Simulation Parameters
12
+ --mode full
13
+ --model cmp
14
+ --sim_limit none
15
+
16
+ ## Core Parameters
17
+
18
+ # Femptoseconds, 3.2GHz, used for energy estimates.
19
+ --chip_cycle_time 312500
20
+
21
+
22
+ ### Fetch Stage
23
+ --fetch_off_path_ops 1
24
+
25
+ #### ICache
26
+ --icache_size 32768
27
+ --icache_assoc 8
28
+ --icache_line_size 64
29
+
30
+ ### Uop Cache
31
+ # inclusive w/ L1i
32
+ --uop_cache_enable 1
33
+ --uop_cache_width 8
34
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
35
+ --uop_cache_assoc 8
36
+ --iprf_on_uop_cache_hit 1
37
+
38
+ ### Branch Predictor
39
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
40
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
41
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
42
+ --bp_mech tage64k
43
+
44
+
45
+ #### BTB
46
+
47
+ # TODO
48
+ # multi-level BTB
49
+ # 128 entry L0 BTB
50
+ # 6144 entry L1 BTB
51
+ # 12888 entry L2 BTB
52
+ # ~2 entry Return Stack
53
+ # roughly 2x8192 for now
54
+ # BTB model to use.
55
+ --btb_mech generic
56
+ --btb_entries 12288
57
+ --btb_assoc 4
58
+ --btb_main_latency 3
59
+ --btb_l0_present 1
60
+ --btb_l0_entries 128
61
+ --btb_l0_assoc 4
62
+ --btb_l0_latency 1
63
+ --btb_l1_present 1
64
+ --btb_l1_entries 6144
65
+ --btb_l1_assoc 4
66
+ --btb_l1_latency 2
67
+
68
+ # Allow the BTB to be updated by off path ops.
69
+ --btb_off_path_writes 1
70
+
71
+ # NT branches are not inserted in BTB, but do not trigger resteer
72
+ # since we continue without a control flow change
73
+ --perfect_nt_btb 0 # deprecated, effectively always true.
74
+
75
+ #### CRS
76
+
77
+ # Enable return stack
78
+ --enable_crs 1
79
+ --crs_entries 128
80
+ --crs_realistic 1
81
+
82
+ ### iBP
83
+ --enable_ibp 1 # Enable the indirect branch predictor
84
+ --ibtb_mech tc_tagged
85
+ # iBTB Model. tc_tagless, tc_tagged, tc_hybrid.
86
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
87
+ --tc_entries 4096
88
+ --tc_assoc 4
89
+
90
+ ### Decode Stage
91
+ --decode_width 6
92
+ --decode_cycles 5
93
+
94
+ ### Instruction Decode Queue
95
+ --idq_size 144
96
+
97
+ ### Map Stage
98
+ --map_cycles 5
99
+
100
+ # register renaming table
101
+ --reg_renaming_scheme 1
102
+ --reg_table_integer_physical_size 280
103
+ --reg_table_vector_physical_size 332
104
+
105
+ ### Issue Stage
106
+
107
+ # Max number of instructions to be renamed, and issued per cycle.
108
+ --issue_width 6
109
+
110
+ --rs_fill_width 0
111
+ # rs_sizes ~205 in total, and they are split into three different reservation stations (RS1, RS2, RS3) where each has 97, 70, 38 entries respectively
112
+ # original architecture
113
+ # RS1 connected to port 0,1,5,6,10
114
+ # RS2 connected to port 2,3,11
115
+ # RS3 connected to port 7,8,4,9
116
+ # scarab does not split ST AGU port and ST port, merge them
117
+ # adjusted architecture to scarab ST AGU (port 4 and 9 removed. rs_size reduced to 186 from 205)
118
+ # RS1 connected to port 0,1,4,5,8
119
+ # RS2 connected to port 2,3,9
120
+ # RS3 connected to port 6,7 (port 4,9 removed, entries reduced to 19 from 38)
121
+ --rs_sizes 97 70 19
122
+ --rs_connections b0100110011 b1000001100 b0011000000
123
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
124
+
125
+ ### Exec Stage
126
+
127
+ ### DCache
128
+ --dcache_size 49152
129
+ --dcache_read_ports 1
130
+ --dcache_write_ports 1
131
+ --dcache_banks 8
132
+ --dcache_assoc 12
133
+ --dcache_line_size 64
134
+ --dcache_cycles 5
135
+
136
+ ### Reorder/Retire Stage
137
+
138
+ # Max number of instructions to be retired per cycle.
139
+ --node_ret_width 8
140
+ --node_table_size 512
141
+
142
+ # Do not keep stores in RSVs on cache misses; TODO: confirm what this knob does
143
+ --stores_do_not_block_window 1
144
+
145
+ # TODO: confirm what this knob does
146
+ --prefs_do_not_block_window 1
147
+
148
+
149
+ ## Uncore
150
+
151
+ ### Mid-level cache
152
+
153
+ # Enable use of a midlevel cache between i/d and L1
154
+ # client 1.25 MiB (1310720 bytes) per core, 8-way, 15 cycles
155
+ # server 2 MiB (2097000 bytes) per core, 8-way, 16 cycles
156
+ --mlc_present 1
157
+ --mlc_size 2097000
158
+ --mlc_assoc 8
159
+ --mlc_cycles 16
160
+
161
+
162
+ ### LLC
163
+ # 3 MiB per core, 16-way
164
+ --l1_size 3145728
165
+ --l1_banks 8
166
+ --l1_cycles 36 // just a guess
167
+ --l1_assoc 16
168
+ --l1_line_size 64
169
+ --l1_interleave_factor 64
170
+
171
+
172
+ ### prefetcher
173
+ # Kept same as Kaby Lake
174
+ --pref_framework_on 1
175
+ --pref_stream_on 1
176
+ --pref_train_on_pref_misses 0
177
+ --pref_oracle_train 0
178
+ --pref_ul1req_queue_overwrite_on_full 1
179
+
180
+ --stream_length 64
181
+ --stream_prefetch_n 4
182
+ --stream_start_dis 1
183
+ --stream_train_num 4
184
+ --stream_create_on_dc_miss 0
185
+ --stream_create_on_l1_miss 1
186
+
187
+ --pref_throttlefb_on=1
188
+ --pref_acc_thresh_1=0.75
189
+ --pref_acc_thresh_2=0.4
190
+ --pref_acc_thresh_3=0.4
191
+ --pref_timely_thresh=0.01
192
+ --pref_polpf_thresh=0.005
193
+ --pref_update_interval=8192
194
+
195
+ --mem_req_buffer_pref_watermark 4
196
+ --promote_to_higher_priority_mem_req_type 1
197
+
198
+ ### Memory
199
+ # Kept same as Kaby Lake
200
+ --addr_translation random
201
+
202
+ --mem_priority_ifetch 0
203
+ --mem_priority_dfetch 1
204
+ --mem_priority_dstore 2
205
+ --mem_priority_iprf 3
206
+ --mem_priority_dprf 4
207
+ --mem_priority_wb 5
208
+ --mem_priority_wb_nodirty 5
209
+
210
+ --mem_req_buffer_entries 32
211
+ --bus_width_in_bytes 8
212
+
213
+ --ramulator_standard DDR4
214
+ --ramulator_speed DDR4_2400R
215
+ --ramulator_org DDR4_8Gb_x8
216
+ --ramulator_channels 1
217
+ --ramulator_ranks 1
218
+ --ramulator_bankgroups 4
219
+ --ramulator_banks 4
220
+ --ramulator_chip_width 8
221
+ --ramulator_rows 65536
222
+ --ramulator_cols 1024
223
+ --ramulator_scheduling_policy FRFCFS_Cap
224
+ --ramulator_readq_entries 32
225
+ --ramulator_writeq_entries 32
226
+ --ramulator_record_cmd_trace FALSE
227
+ --ramulator_print_cmd_trace FALSE
228
+ --ramulator_tCK 833333
229
+ --ramulator_tCL 16
230
+ --ramulator_tCCD 6
231
+ --ramulator_tCCDS 4
232
+ --ramulator_tCCDL 6
233
+ --ramulator_tCWL 12
234
+ --ramulator_tBL 4
235
+ --ramulator_tWTR 9
236
+ --ramulator_tWTRS 3
237
+ --ramulator_tWTRL 9
238
+ --ramulator_tRP 16
239
+ --ramulator_tRPpb 16
240
+ --ramulator_tRPab 16
241
+ --ramulator_tRCD 16
242
+ --ramulator_tRCDR 16
243
+ --ramulator_tRCDW 16
244
+ --ramulator_tRAS 39
245
+ --dram_tech_in_nm 32
246
+
247
+ ## Other
248
+
249
+
250
+ ### Debug
251
+ --debug_inst_start 0
252
+ --debug_inst_stop -1
253
+ --debug_cycle_start 0
254
+ --debug_cycle_stop -1
255
+
256
+
257
+ ## Stats and Params
258
+ --dump_params 1
259
+ --dump_stats 1
260
+ --dump_trace 0
261
+
262
+ ####################################
263
+ --set_off_path_confirmed 1
264
+
265
+ --order_beyond_bus 1
266
+
267
+ --mem_ooo_stores 1
268
+ --mem_obey_store_dep 1
sssp-com-Youtube/fingerprint/run_10/PARAMS.out ADDED
@@ -0,0 +1,1102 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ --mode trace_bbv_distributed
2
+ --model cmp
3
+ --frontend memtrace
4
+ --sim_limit none
5
+ --memtrace_roi_begin 100000001
6
+ --memtrace_roi_end 110000000
7
+ --use_fetched_count 1
8
+ --dump_params 1
9
+ --dump_stats 1
10
+ --dump_trace 0
11
+ --trace_bbv_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.10
12
+ --trace_footprint_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.10
13
+ --segment_instr_count 10000000
14
+ --mlc_present 1
15
+ --mlc_size 2097000
16
+ --mlc_assoc 8
17
+ --mlc_cycles 16
18
+ --l1_size 3145728
19
+ --l1_assoc 16
20
+ --l1_line_size 64
21
+ --l1_cycles 36 // just a guess
22
+ --l1_banks 8
23
+ --l1_interleave_factor 64
24
+ --addr_translation random
25
+ --icache_size 32768
26
+ --icache_assoc 8
27
+ --icache_line_size 64
28
+ --uop_cache_enable 1
29
+ --uop_cache_width 8
30
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
31
+ --uop_cache_assoc 8
32
+ --iprf_on_uop_cache_hit 1
33
+ --dcache_size 49152
34
+ --dcache_assoc 12
35
+ --dcache_line_size 64
36
+ --dcache_cycles 5
37
+ --dcache_read_ports 1
38
+ --dcache_write_ports 1
39
+ --dcache_banks 8
40
+ --mem_ooo_stores 1
41
+ --mem_obey_store_dep 1
42
+ --mem_req_buffer_entries 32
43
+ --mem_priority_ifetch 0
44
+ --mem_priority_dfetch 1
45
+ --mem_priority_dstore 2
46
+ --mem_priority_iprf 3
47
+ --mem_priority_dprf 4
48
+ --mem_priority_wb 5
49
+ --mem_priority_wb_nodirty 5
50
+ --promote_to_higher_priority_mem_req_type 1
51
+ --mem_req_buffer_pref_watermark 4
52
+ --order_beyond_bus 1
53
+ --set_off_path_confirmed 1
54
+ --ramulator_standard DDR4
55
+ --ramulator_speed DDR4_2400R
56
+ --ramulator_org DDR4_8Gb_x8
57
+ --ramulator_channels 1
58
+ --ramulator_ranks 1
59
+ --ramulator_bankgroups 4
60
+ --ramulator_banks 4
61
+ --ramulator_chip_width 8
62
+ --bus_width_in_bytes 8
63
+ --ramulator_rows 65536
64
+ --ramulator_cols 1024
65
+ --ramulator_scheduling_policy FRFCFS_Cap
66
+ --ramulator_readq_entries 32
67
+ --ramulator_writeq_entries 32
68
+ --ramulator_record_cmd_trace FALSE
69
+ --ramulator_print_cmd_trace FALSE
70
+ --ramulator_tCK 833333
71
+ --ramulator_tCL 16
72
+ --ramulator_tCCD 6
73
+ --ramulator_tCCDS 4
74
+ --ramulator_tCCDL 6
75
+ --ramulator_tCWL 12
76
+ --ramulator_tBL 4
77
+ --ramulator_tWTR 9
78
+ --ramulator_tWTRS 3
79
+ --ramulator_tWTRL 9
80
+ --ramulator_tRP 16
81
+ --ramulator_tRPpb 16
82
+ --ramulator_tRPab 16
83
+ --ramulator_tRCD 16
84
+ --ramulator_tRCDR 16
85
+ --ramulator_tRCDW 16
86
+ --ramulator_tRAS 39
87
+ --dram_tech_in_nm 32
88
+ --chip_cycle_time 312500
89
+ --issue_width 6
90
+ --rs_fill_width 0
91
+ --node_table_size 512
92
+ --node_ret_width 8
93
+ --decode_width 6
94
+ --idq_size 144
95
+ --reg_renaming_scheme 1
96
+ --reg_table_integer_physical_size 280
97
+ --reg_table_vector_physical_size 332
98
+ --rs_sizes 97 70 19
99
+ --rs_connections b0100110011 b1000001100 b0011000000
100
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
101
+ --decode_cycles 5
102
+ --map_cycles 5
103
+ --fetch_off_path_ops 1
104
+ --stores_do_not_block_window 1
105
+ --prefs_do_not_block_window 1
106
+ --cbp_trace_r0 /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
107
+ --debug_cycle_start 0
108
+ --debug_cycle_stop -1
109
+ --debug_inst_start 0
110
+ --debug_inst_stop -1
111
+ --perfect_nt_btb 0 # deprecated, effectively always true.
112
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
113
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
114
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
115
+ --bp_mech tage64k
116
+ --btb_mech generic
117
+ --btb_entries 12288
118
+ --btb_assoc 4
119
+ --btb_off_path_writes 1
120
+ --btb_main_latency 3
121
+ --btb_l0_present 1
122
+ --btb_l0_entries 128
123
+ --btb_l0_assoc 4
124
+ --btb_l0_latency 1
125
+ --btb_l1_present 1
126
+ --btb_l1_entries 6144
127
+ --btb_l1_assoc 4
128
+ --btb_l1_latency 2
129
+ --enable_crs 1
130
+ --crs_entries 128
131
+ --crs_realistic 1
132
+ --enable_ibp 1 # Enable the indirect branch predictor
133
+ --ibtb_mech tc_tagged
134
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
135
+ --tc_entries 4096
136
+ --tc_assoc 4
137
+ --pref_stream_on 1
138
+ --stream_prefetch_n 4
139
+ --stream_start_dis 1
140
+ --stream_length 64
141
+ --stream_train_num 4
142
+ --stream_create_on_dc_miss 0
143
+ --stream_create_on_l1_miss 1
144
+ --pref_framework_on 1
145
+ --pref_ul1req_queue_overwrite_on_full 1
146
+ --pref_train_on_pref_misses 0
147
+ --pref_oracle_train_on 0
148
+ --pref_throttlefb_on 1
149
+ --pref_acc_thresh_1 0.75
150
+ --pref_acc_thresh_2 0.4
151
+ --pref_acc_thresh_3 0.4
152
+ --pref_update_interval 8192
153
+ --pref_timely_thresh 0.01
154
+ --pref_polpf_thresh 0.005
155
+ 1 1 1 1 1 1 1
156
+
157
+ --- Cut out everything below to use this file as PARAMS.in ---
158
+
159
+ Parameter status at compile time and values supplied on the command line:
160
+
161
+ SIM_MODE 0 trace_bbv_distributed
162
+ SIM_MODEL 0 cmp
163
+ FRONTEND FE_PIN_EXEC_DRIVEN memtrace
164
+ INST_LIMIT NULL
165
+ SIM_LIMIT "none" none
166
+ FORWARD_PROGRESS_LIMIT 100000000
167
+ FORWARD_PROGRESS_INTERVAL 10000
168
+ FAST_FORWARD 0
169
+ FAST_FORWARD_TRACE_INS 0
170
+ FAST_FORWARD_UNTIL_ADDR 0
171
+ MEMTRACE_ROI_BEGIN 0 100000001
172
+ MEMTRACE_ROI_END 0 110000000
173
+ FULL_WARMUP 0
174
+ WARMUP 0
175
+ HEARTBEAT_INTERVAL 1000000
176
+ NUM_HEARTBEATS 0
177
+ USE_FETCHED_COUNT FALSE 1
178
+ PERIODIC_DUMP FALSE
179
+ FILE_TAG ""
180
+ OUTPUT_DIR "."
181
+ STATUS_FILE NULL
182
+ BINDIR NULL
183
+ DUMP_PARAMS TRUE 1
184
+ DUMP_STATS TRUE 1
185
+ DUMP_TRACE FALSE 0
186
+ CLEAR_STATS "never"
187
+ STATS_TO_TRACE NULL
188
+ STAT_TRACE_FILE "stats.trace"
189
+ STAT_TRACE_INTERVAL "i:100000"
190
+ PIPEVIEW FALSE
191
+ PIPEVIEW_FILE "pipeview"
192
+ MEMVIEW FALSE
193
+ MEMVIEW_FILE "memview.out"
194
+ MEMVIEW_START "never"
195
+ INST_HASH_TABLE_SIZE 524288 const
196
+ STDOUT_FILE NULL
197
+ STDERR_FILE NULL
198
+ PIN_EXEC_DRIVEN_FE_SOCKET "./pin_exec_driven_fe_socket.temp"
199
+ PRINT_PID FALSE
200
+ USE_UNSURE_FREE_LISTS FALSE
201
+ OPTIMIZER2_MAX_NUM_SLAVES 64
202
+ OPTIMIZER2_PERFECT_MEMORYLESS FALSE
203
+ EXIT_COND 0
204
+ NUM_NOPS 0
205
+ NOPS_BB_START 0x5000000
206
+ IGNORE_BAR_FETCH FALSE
207
+ TRACE_BBV_OUTPUT NULL /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.10
208
+ TRACE_FOOTPRINT_OUTPUT "" /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.10
209
+ SEGMENT_INSTR_COUNT 0 10000000
210
+ ENABLE_SWPRF FALSE
211
+ MLC_PRESENT FALSE 1
212
+ MLC_SIZE (512 * 1024) 2097000
213
+ MLC_ASSOC 4 8
214
+ MLC_LINE_SIZE 64
215
+ MLC_CYCLES 12 16
216
+ PERFECT_MLC FALSE
217
+ MLC_READ_PORTS 1
218
+ MLC_WRITE_PORTS 1
219
+ MLC_BANKS 8
220
+ MLC_INTERLEAVE_FACTOR 64
221
+ MLC_CACHE_REPL_POLICY 0
222
+ MLC_WRITE_THROUGH FALSE
223
+ PREFETCH_UPDATE_LRU_MLC TRUE
224
+ FORCE_L1_MISS FALSE
225
+ L1_SIZE (4 * 1024 * 1024) 3145728
226
+ L1_ASSOC 8 16
227
+ L1_LINE_SIZE 64 64
228
+ L1_CYCLES 24 36 // just a guess
229
+ PERFECT_L1 FALSE
230
+ PRIVATE_L1 FALSE
231
+ L1_READ_PORTS 1
232
+ L1_WRITE_PORTS 1
233
+ L1_BANKS 8 8
234
+ L1_INTERLEAVE_FACTOR 64 64
235
+ L1_CACHE_REPL_POLICY 0
236
+ L1_WRITE_THROUGH FALSE
237
+ L1_IGNORE_WB FALSE
238
+ L1_USE_CORE_FREQ FALSE
239
+ MARK_L1_MISSES TRUE
240
+ PREFETCH_UPDATE_LRU_L1 TRUE
241
+ MEMORY_RANDOM_ADDR FALSE
242
+ VA_PAGE_SIZE_BYTES 4096
243
+ NUM_ADDR_NON_SIGN_EXTEND_BITS 48
244
+ ADDR_TRANSLATION 0 random
245
+ CONSTANT_MEMORY_LATENCY FALSE
246
+ MEMORY_CYCLES 100
247
+ STALL_MEM_REQS_ONLY FALSE
248
+ ICACHE_SIZE (64 * 1024) 32768
249
+ ICACHE_ASSOC 4 8
250
+ ICACHE_LINE_SIZE 64 64
251
+ PERFECT_ICACHE FALSE
252
+ ICACHE_READ_PORTS 1
253
+ ICACHE_WRITE_PORTS 1
254
+ ICACHE_BANKS 8
255
+ ICACHE_REPL 0
256
+ UOP_CACHE_ENABLE 1 1
257
+ UOP_CACHE_WIDTH 6 8
258
+ ALWAYS_LOOKUP_ICACHE 0
259
+ UOP_CACHE_INSERT_ONLY_ONPATH FALSE
260
+ UOP_CACHE_READ_PORTS 1
261
+ UOP_CACHE_LINES 384 512 # 8 x 512 = 4096 uops in total (~4K)
262
+ UOP_CACHE_ASSOC 8 8
263
+ UOP_CACHE_MAX_IMM_DISP_LINE 4
264
+ IPRF_ON_UOP_CACHE_HIT FALSE 1
265
+ UOP_CACHE_REPL 0
266
+ PRIORITY_LINE_STICKINESS_PERCENT 50
267
+ PW_PRIORITY_LIST_FILEPATH "pw_priority_list.csv"
268
+ NUM_PRIORITY_PWS 10
269
+ PRIORITIZE_PWS_AFTER_FIRST_STICKY_UNTIL_BACKEND_STALL FALSE
270
+ NO_REPL_AFTER_QUEUE_SIZE 0
271
+ FDIP_UC_SIZE 0
272
+ FDIP_UC_ASSOC 4
273
+ FDIP_UC_INSERT_REPLPOL 0
274
+ MAP_STAGE_CONSUME_FROM_ICACHE_AND_UOC_SAME_CYCLE TRUE
275
+ UOP_QUEUE_LENGTH 7
276
+ DCACHE_SIZE (64 * 1024) 49152
277
+ DCACHE_ASSOC 1 12
278
+ DCACHE_LINE_SIZE 64 64
279
+ DCACHE_CYCLES 2 5
280
+ PERFECT_DCACHE FALSE
281
+ DCACHE_READ_PORTS 8 1
282
+ DCACHE_WRITE_PORTS 1 1
283
+ DCACHE_BANKS 1 8
284
+ DCACHE_INTERLEAVE_FACTOR 4
285
+ DCACHE_REPL 0
286
+ DCACHE_REPL_PREF_THRESH 1
287
+ MEM_OOO_STORES TRUE 1
288
+ MEM_OBEY_STORE_DEP TRUE 1
289
+ PREF_INSERT_LRU FALSE
290
+ PREF_INSERT_MIDDLE FALSE
291
+ PREF_INSERT_LOWQTR FALSE
292
+ PREF_INSERT_DYNACC FALSE
293
+ MEM_REQ_BUFFER_ENTRIES 32 32
294
+ PRIVATE_MSHR_ON TRUE
295
+ MEM_PRIORITY_IFETCH 0 0
296
+ MEM_PRIORITY_DFETCH 0 1
297
+ MEM_PRIORITY_DSTORE 0 2
298
+ MEM_PRIORITY_IPRF 9 3
299
+ MEM_PRIORITY_UOCPRF 9
300
+ MEM_PRIORITY_FDIPPRFON 8
301
+ MEM_PRIORITY_FDIPPRFOFF 9
302
+ MEM_PRIORITY_DPRF 10 4
303
+ MEM_PRIORITY_WB 0 5
304
+ MEM_PRIORITY_WB_NODIRTY 0 5
305
+ PROMOTE_TO_HIGHER_PRIORITY_MEM_REQ_TYPE FALSE 1
306
+ MEM_REQ_BUFFER_PREF_WATERMARK 0 4
307
+ MEM_REQ_BUFFER_WB_VALVE 2
308
+ MEM_L1_FILL_QUEUE_ENTRIES 32
309
+ MEM_BUS_OUT_QUEUE_PARTITION_ENABLE FALSE
310
+ MEM_MEM_QUEUE_PARTITION_ENABLE FALSE
311
+ MEM_BUS_OUT_QUEUE_AS_FIFO TRUE
312
+ OLDEST_FIRST_TO_MEM_QUEUE TRUE
313
+ ROUND_ROBIN_TO_MEM_QUEUE FALSE
314
+ ONE_CORE_FIRST_TO_MEM_QUEUE FALSE
315
+ ONE_CORE_FIRST_TO_MEM_QUEUE_TH 0
316
+ L1_CYCLE_TIME 312500
317
+ MLCQ_TO_L1Q_TRANSFER_LATENCY 1
318
+ L1Q_TO_FSB_TRANSFER_LATENCY 1
319
+ PRIORITIZE_PREFETCHES_WITH_UNIQUE FALSE
320
+ KICKOUT_PREFETCHES FALSE
321
+ KICKOUT_LOOK_FOR_OLDEST_FIRST FALSE
322
+ KICKOUT_OLDEST_PREFETCH FALSE
323
+ KICKOUT_OLDEST_PREFETCH_WITHIN_BANK FALSE
324
+ ORDER_BEYOND_BUS FALSE 1
325
+ ALL_FIFO_QUEUES FALSE
326
+ QUEUE_MLC_SIZE 0
327
+ QUEUE_L1_SIZE 0
328
+ QUEUE_BUS_OUT_SIZE 0
329
+ QUEUE_CORE_FILL_SIZE 0
330
+ ALLOW_TYPE_MATCHES FALSE
331
+ STREAM_PREFETCH_ON FALSE
332
+ DC_PREF_CACHE_ENABLE FALSE
333
+ DC_PREF_CACHE_CYCLE 0
334
+ PREF_INSERT_DCACHE_IMM TRUE
335
+ DC_PREF_CACHE_SIZE (64 * 1024)
336
+ DC_PREF_CACHE_ASSOC 4
337
+ DC_PREF_ONLY_L1HIT FALSE
338
+ PREF_CACHE_USE_RDY_CYCLE FALSE
339
+ IC_PREF_CACHE_ENABLE FALSE
340
+ IC_PREF_CACHE_SIZE (64 * 1024)
341
+ IC_PREF_CACHE_ASSOC 4
342
+ L1_PREF_CACHE_ENABLE FALSE
343
+ L1_PREF_CACHE_SIZE (1024 * 1024)
344
+ L1_PREF_CACHE_ASSOC 8
345
+ SET_OFF_PATH_CONFIRMED FALSE 1
346
+ USE_CONFIRMED_OFF FALSE
347
+ PREFCACHE_MOVE_OFFPATH FALSE
348
+ CACHE_STAT_ENABLE FALSE
349
+ PREF_DCACHE_HIT_FILL_L1 TRUE
350
+ PREF_ICACHE_HIT_FILL_L1 TRUE
351
+ CRITICAL_ACCESS_PLOT_ENABLE FALSE
352
+ CRITICAL_ACCESS_PLOT_FILE "critical_access_plot.dat"
353
+ ROUND_ROBIN_TO_L1 FALSE
354
+ PREF_I_TOGETHER FALSE
355
+ ONE_MORE_CACHE_LINE_ENABLE FALSE
356
+ L1_STATIC_PARTITION_ENABLE 0
357
+ L1_STATIC_PARTITION NULL
358
+ L1_DYNAMIC_PARTITION_ENABLE FALSE
359
+ L1_DYNAMIC_PARTITION_POLICY 0
360
+ PARTITION_UMON_DSS_PREF_ENABLE FALSE
361
+ L1_CACHE_HIT_POSITION_COLLECT FALSE
362
+ L1_PART_ON FALSE
363
+ L1_PART_TRIGGER "c:1000000"
364
+ L1_PART_START "t:0"
365
+ L1_PART_WARMUP FALSE
366
+ L1_PART_SHADOW_WARMUP FALSE
367
+ L1_PART_METRIC 0
368
+ L1_PART_SEARCH 0
369
+ L1_PART_USE_STALLING TRUE
370
+ L1_PART_FILL_DELAY 0
371
+ L1_SHADOW_TAGS_MODULO 1
372
+ HIER_MSHR_ON FALSE
373
+ PERF_PRED_ENABLE FALSE
374
+ PERF_PRED_MECH PERF_PRED_CP
375
+ PERF_PRED_REQ_LATENCY_MECH PERF_PRED_REQ_LATENCY_MECH_REQ_LATENCY
376
+ PERF_PRED_COUNT_ALL FALSE
377
+ PERF_PRED_COUNT_INST_MISSES TRUE
378
+ PERF_PRED_COUNT_PREFETCHES FALSE
379
+ PERF_PRED_COUNT_OFFPATH_REQS FALSE
380
+ PERF_PRED_COUNT_BW_REQS TRUE
381
+ PERF_PRED_UPDATE_MEM_REQ_TYPE FALSE
382
+ PERF_PRED_SLACK_PERIOD_SIZE 32
383
+ PERF_PRED_REQS_FINISH_AT_FILL FALSE
384
+ PERF_PRED_MEM_UTIL_VIA_BUS_BW FALSE
385
+ PERF_PRED_CHIP_UTIL_VIA_MEM_STALL FALSE
386
+ DUMB_MODEL_AVG_REQ_DISTANCE 100
387
+ DUMB_MODEL_RANDOMIZE_DISTANCE FALSE
388
+ DUMB_MODEL_AVG_REQ_DISTANCE_PER_CORE NULL
389
+ DUMB_MODEL_AVG_ROW_HITS 1
390
+ DUMB_MODEL_AVG_ROW_HITS_PER_CORE NULL
391
+ DUMB_MODEL_MLP 1
392
+ DUMB_MODEL_MLP_PER_CORE NULL
393
+ RAMULATOR_STANDARD "DDR4" DDR4
394
+ RAMULATOR_SPEED "DDR4_2400R" DDR4_2400R
395
+ RAMULATOR_ORG "DDR4_8Gb_x8" DDR4_8Gb_x8
396
+ RAMULATOR_CHANNELS 1 1
397
+ RAMULATOR_RANKS 1 1
398
+ RAMULATOR_BANKGROUPS 4 4
399
+ RAMULATOR_BANKS 4 4
400
+ RAMULATOR_CHIP_WIDTH 8 8
401
+ BUS_WIDTH_IN_BYTES 8 8
402
+ RAMULATOR_ROWS 65536 65536
403
+ RAMULATOR_COLS 1024 1024
404
+ RAMULATOR_SCHEDULING_POLICY "FRFCFS_Cap" FRFCFS_Cap
405
+ RAMULATOR_READQ_ENTRIES 32 32
406
+ RAMULATOR_WRITEQ_ENTRIES 32 32
407
+ RAMULATOR_REC_CMD_TRACE "off" FALSE
408
+ RAMULATOR_PRINT_CMD_TRACE "off" FALSE
409
+ RAMULATOR_USE_REST_OF_ADDR_AS_ROW_ADDR "on"
410
+ RAMULATOR_TCK 833333 833333
411
+ RAMULATOR_TCL 16 16
412
+ RAMULATOR_TCCD 6 6
413
+ RAMULATOR_TCCDS 4 4
414
+ RAMULATOR_TCCDL 6 6
415
+ RAMULATOR_TCWL 12 12
416
+ RAMULATOR_TBL 4 4
417
+ RAMULATOR_TWTR 9 9
418
+ RAMULATOR_TWTRS 3 3
419
+ RAMULATOR_TWTRL 9 9
420
+ RAMULATOR_TRP 16 16
421
+ RAMULATOR_TRPpb 16 16
422
+ RAMULATOR_TRPab 16 16
423
+ RAMULATOR_TRCD 16 16
424
+ RAMULATOR_TRCDR 16 16
425
+ RAMULATOR_TRCDW 16 16
426
+ RAMULATOR_TRAS 39 39
427
+ DRAM_TECH_IN_NM 32 32
428
+ DVFS_ON FALSE
429
+ DVFS_METRIC DVFS_METRIC_NUM_ELEMS
430
+ DVFS_CONFIGS NULL
431
+ DVFS_CONFIG_FILE NULL
432
+ DVFS_START "t:0"
433
+ DVFS_PERIOD "t:312500000000"
434
+ DVFS_LOG TRUE
435
+ DVFS_INDIVIDUAL_CORES FALSE
436
+ DVFS_CHIP_LEVEL FALSE
437
+ DVFS_STATIC NULL
438
+ DVFS_FORCE_CONFIG NULL
439
+ DVFS_REPLAY_CONFIG_TRACE NULL
440
+ DVFS_USE_ORACLE FALSE
441
+ DVFS_USE_BW_SHARING FALSE
442
+ DVFS_USE_DRAM_SHARING FALSE
443
+ DVFS_USE_STALL_TIME FALSE
444
+ DVFS_DRAM_SHARING_SOLVER_BIN NULL
445
+ DVFS_DRAM_SHARING_SOLVER_STRICT TRUE
446
+ DVFS_BW_SHARING_BUS_UTIL_THRESH 0.95
447
+ DVFS_BW_SHARING_MAX_REQS 28.0
448
+ DVFS_BW_SHARING_MAX_RW_COST 0.25
449
+ DVFS_BW_SHARING_NO_PREF_STALL TRUE
450
+ DVFS_BW_SHARING_CRIT_STATS TRUE
451
+ DVFS_COUNT_L1_ACCESS_STALL FALSE
452
+ NUM_CORES 1
453
+ CHIP_CYCLE_TIME 312500 312500
454
+ CORE_0_CYCLE_TIME 312500
455
+ CORE_1_CYCLE_TIME 312500
456
+ CORE_2_CYCLE_TIME 312500
457
+ CORE_3_CYCLE_TIME 312500
458
+ CORE_4_CYCLE_TIME 312500
459
+ CORE_5_CYCLE_TIME 312500
460
+ CORE_6_CYCLE_TIME 312500
461
+ CORE_7_CYCLE_TIME 312500
462
+ CORE_8_CYCLE_TIME 312500
463
+ CORE_9_CYCLE_TIME 312500
464
+ CORE_10_CYCLE_TIME 312500
465
+ CORE_11_CYCLE_TIME 312500
466
+ CORE_12_CYCLE_TIME 312500
467
+ CORE_13_CYCLE_TIME 312500
468
+ CORE_14_CYCLE_TIME 312500
469
+ CORE_15_CYCLE_TIME 312500
470
+ CORE_16_CYCLE_TIME 312500
471
+ CORE_17_CYCLE_TIME 312500
472
+ CORE_18_CYCLE_TIME 312500
473
+ CORE_19_CYCLE_TIME 312500
474
+ CORE_20_CYCLE_TIME 312500
475
+ CORE_21_CYCLE_TIME 312500
476
+ CORE_22_CYCLE_TIME 312500
477
+ CORE_23_CYCLE_TIME 312500
478
+ CORE_24_CYCLE_TIME 312500
479
+ CORE_25_CYCLE_TIME 312500
480
+ CORE_26_CYCLE_TIME 312500
481
+ CORE_27_CYCLE_TIME 312500
482
+ CORE_28_CYCLE_TIME 312500
483
+ CORE_29_CYCLE_TIME 312500
484
+ CORE_30_CYCLE_TIME 312500
485
+ CORE_31_CYCLE_TIME 312500
486
+ CORE_32_CYCLE_TIME 312500
487
+ CORE_33_CYCLE_TIME 312500
488
+ CORE_34_CYCLE_TIME 312500
489
+ CORE_35_CYCLE_TIME 312500
490
+ CORE_36_CYCLE_TIME 312500
491
+ CORE_37_CYCLE_TIME 312500
492
+ CORE_38_CYCLE_TIME 312500
493
+ CORE_39_CYCLE_TIME 312500
494
+ CORE_40_CYCLE_TIME 312500
495
+ CORE_41_CYCLE_TIME 312500
496
+ CORE_42_CYCLE_TIME 312500
497
+ CORE_43_CYCLE_TIME 312500
498
+ CORE_44_CYCLE_TIME 312500
499
+ CORE_45_CYCLE_TIME 312500
500
+ CORE_46_CYCLE_TIME 312500
501
+ CORE_47_CYCLE_TIME 312500
502
+ CORE_48_CYCLE_TIME 312500
503
+ CORE_49_CYCLE_TIME 312500
504
+ CORE_50_CYCLE_TIME 312500
505
+ CORE_51_CYCLE_TIME 312500
506
+ CORE_52_CYCLE_TIME 312500
507
+ CORE_53_CYCLE_TIME 312500
508
+ CORE_54_CYCLE_TIME 312500
509
+ CORE_55_CYCLE_TIME 312500
510
+ CORE_56_CYCLE_TIME 312500
511
+ CORE_57_CYCLE_TIME 312500
512
+ CORE_58_CYCLE_TIME 312500
513
+ CORE_59_CYCLE_TIME 312500
514
+ CORE_60_CYCLE_TIME 312500
515
+ CORE_61_CYCLE_TIME 312500
516
+ CORE_62_CYCLE_TIME 312500
517
+ CORE_63_CYCLE_TIME 312500
518
+ TOPDOWN_FU_EXEC_FEW 0
519
+ ISSUE_WIDTH 4 6
520
+ RS_FILL_WIDTH 8 0
521
+ NODE_TABLE_SIZE 256 512
522
+ NODE_RET_WIDTH 4 8
523
+ NODE_RETIRE_RATE 10
524
+ DECODE_WIDTH 4 6
525
+ IDQ_SIZE 140 144
526
+ REG_RENAMING_SCHEME 0 1
527
+ REG_TABLE_INTEGER_PHYSICAL_SIZE 256 280
528
+ REG_TABLE_VECTOR_PHYSICAL_SIZE 256 332
529
+ REG_TABLE_INTEGER_VIRTUAL_SIZE 256
530
+ REG_TABLE_VECTOR_VIRTUAL_SIZE 256
531
+ REG_RENAMING_MOVE_ELIMINATE FALSE
532
+ NODE_ISSUE_QUEUE_DISPATCH_SCHEME 0
533
+ NODE_ISSUE_QUEUE_SCHEDULE_SCHEME 0
534
+ ISSUE_QUEUE_PARALLEL_PICK FALSE
535
+ RS_SIZES "256" 97 70 19
536
+ RS_CONNECTIONS "xF" b0100110011 b1000001100 b0011000000
537
+ FU_TYPES "0, 0, 0, 0" b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
538
+ LSQ_ENABLE TRUE
539
+ LOAD_QUEUE_ENTRY_NUM 128
540
+ STORE_QUEUE_ENTRY_NUM 72
541
+ DECODE_CYCLES 1 5
542
+ MAP_CYCLES 1 5
543
+ ICACHE_LATENCY 3
544
+ EXTRA_REDIRECT_CYCLES 0
545
+ EXTRA_RECOVERY_CYCLES 0
546
+ EXTRA_CALLSYS_CYCLES 20 const
547
+ DIE_ON_CALLSYS FALSE
548
+ DIE_ON_RET_STALL_THRESH 0
549
+ DIE_ON_RET_STALL_CORE 0
550
+ DIE_ON_MEM_BLOCK_THRESH 0
551
+ DIE_ON_MEM_BLOCK_CORE 0
552
+ ICACHE_FETCH_ACROSS_FETCH_TARGET TRUE
553
+ UOP_CACHE_FETCH_ACROSS_FETCH_TARGET TRUE
554
+ FETCH_OFF_PATH_OPS TRUE 1
555
+ WP_COLLECT_STATS TRUE
556
+ OP_INV_DELAY 1
557
+ OP_NOP_DELAY 1
558
+ OP_CF_DELAY 1
559
+ OP_MOV_DELAY 1
560
+ OP_CMOV_DELAY 1
561
+ OP_LDA_DELAY 1
562
+ OP_ILD_DELAY 1
563
+ OP_IST_DELAY 1
564
+ OP_IADD_DELAY 1
565
+ OP_IMUL_DELAY 3
566
+ OP_IDIV_DELAY -20
567
+ OP_ICMP_DELAY 1
568
+ OP_LOGIC_DELAY 1
569
+ OP_SHIFT_DELAY 1
570
+ OP_FLD_DELAY 1
571
+ OP_FST_DELAY 1
572
+ OP_FCVT_DELAY 3
573
+ OP_FADD_DELAY 3
574
+ OP_FMUL_DELAY 5
575
+ OP_FMA_DELAY 5
576
+ OP_FDIV_DELAY -20
577
+ OP_FCMP_DELAY 3
578
+ OP_FCMOV_DELAY 1
579
+ OP_GATHER_DELAY 12
580
+ OP_SCATTER_DELAY 18
581
+ OP_PIPELINED_FAST_DELAY 2
582
+ OP_PIPELINED_MEDIUM_DELAY 5
583
+ OP_PIPELINED_SLOW_DELAY 10
584
+ OP_NOTPIPELINED_MEDIUM_DELAY -5
585
+ OP_NOTPIPELINED_SLOW_DELAY -20
586
+ OP_NOTPIPELINED_VERY_SLOW_DELAY -100
587
+ UNIFORM_OP_DELAY 0
588
+ STALL_ON_WAIT_MEM TRUE
589
+ STORES_DO_NOT_BLOCK_WINDOW FALSE 1
590
+ PREFS_DO_NOT_BLOCK_WINDOW FALSE 1
591
+ OBEY_REG_DEP TRUE
592
+ TRACK_L1_MISS_DEPS FALSE
593
+ CBP_TRACE_R0 NULL /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
594
+ CBP_TRACE_R1 NULL
595
+ CBP_TRACE_R2 NULL
596
+ CBP_TRACE_R3 NULL
597
+ CBP_TRACE_R4 NULL
598
+ CBP_TRACE_R5 NULL
599
+ CBP_TRACE_R6 NULL
600
+ CBP_TRACE_R7 NULL
601
+ CBP_TRACE_R8 NULL
602
+ CBP_TRACE_R9 NULL
603
+ CBP_TRACE_R10 NULL
604
+ CBP_TRACE_R11 NULL
605
+ CBP_TRACE_R12 NULL
606
+ CBP_TRACE_R13 NULL
607
+ CBP_TRACE_R14 NULL
608
+ CBP_TRACE_R15 NULL
609
+ CBP_TRACE_R16 NULL
610
+ CBP_TRACE_R17 NULL
611
+ CBP_TRACE_R18 NULL
612
+ CBP_TRACE_R19 NULL
613
+ CBP_TRACE_R20 NULL
614
+ CBP_TRACE_R21 NULL
615
+ CBP_TRACE_R22 NULL
616
+ CBP_TRACE_R23 NULL
617
+ CBP_TRACE_R24 NULL
618
+ CBP_TRACE_R25 NULL
619
+ CBP_TRACE_R26 NULL
620
+ CBP_TRACE_R27 NULL
621
+ CBP_TRACE_R28 NULL
622
+ CBP_TRACE_R29 NULL
623
+ CBP_TRACE_R30 NULL
624
+ CBP_TRACE_R31 NULL
625
+ CBP_TRACE_R32 NULL
626
+ CBP_TRACE_R33 NULL
627
+ CBP_TRACE_R34 NULL
628
+ CBP_TRACE_R35 NULL
629
+ CBP_TRACE_R36 NULL
630
+ CBP_TRACE_R37 NULL
631
+ CBP_TRACE_R38 NULL
632
+ CBP_TRACE_R39 NULL
633
+ CBP_TRACE_R40 NULL
634
+ CBP_TRACE_R41 NULL
635
+ CBP_TRACE_R42 NULL
636
+ CBP_TRACE_R43 NULL
637
+ CBP_TRACE_R44 NULL
638
+ CBP_TRACE_R45 NULL
639
+ CBP_TRACE_R46 NULL
640
+ CBP_TRACE_R47 NULL
641
+ CBP_TRACE_R48 NULL
642
+ CBP_TRACE_R49 NULL
643
+ CBP_TRACE_R50 NULL
644
+ CBP_TRACE_R51 NULL
645
+ CBP_TRACE_R52 NULL
646
+ CBP_TRACE_R53 NULL
647
+ CBP_TRACE_R54 NULL
648
+ CBP_TRACE_R55 NULL
649
+ CBP_TRACE_R56 NULL
650
+ CBP_TRACE_R57 NULL
651
+ CBP_TRACE_R58 NULL
652
+ CBP_TRACE_R59 NULL
653
+ CBP_TRACE_R60 NULL
654
+ CBP_TRACE_R61 NULL
655
+ CBP_TRACE_R62 NULL
656
+ CBP_TRACE_R63 NULL
657
+ FE_FTQ_BLOCK_NUM 32
658
+ FE_FTQ_TAKEN_CFS_PER_CYCLE 2
659
+ FE_FTQ_FT_PER_CYCLE 1
660
+ DUMB_CORE_ON FALSE
661
+ DUMB_CORE 1
662
+ DCACHE_MISS_RATE 10
663
+ L1_MISS_RATE 10
664
+ TRACE_BUF_SIZE 0
665
+ PERFECT_CONFIDENCE FALSE
666
+ CONFIDENCE_ENABLE FALSE
667
+ CONFIDENCE_MECH 0
668
+ CONF_OFF_PATH_THRESHOLD 15
669
+ CONF_OFF_PATH_INC 5
670
+ CONF_BTB_MISS_BP_TAKEN FALSE
671
+ CONF_IPC_RATE_CONF FALSE
672
+ CONF_BTB_MISS_BP_TAKEN_THRESHOLD 0
673
+ CONF_BTB_MISS_RATE_CYCLES_THRESHOLD 1.0
674
+ CONF_IBTB_MISS_RATE_CYCLES_THRESHOLD 1.0
675
+ CONF_MISFETCH_RATE_CYCLES_THRESHOLD 1.0
676
+ CONF_MISPRED_RATE_CYCLES_THRESHOLD 1.0
677
+ CONF_BTB_MISS_SAMPLE_RATE 100000
678
+ CONF_IBTB_MISS_SAMPLE_RATE 100000
679
+ CONF_MISFETCH_SAMPLE_RATE 100000
680
+ CONF_MISPRED_SAMPLE_RATE 100000
681
+ CONF_IPC_SAMPLE_RATE 100000
682
+ CONF_BTB_MISS_RATE_WEIGHT 200
683
+ CONF_BTB_MISS_BP_TAKEN_CONF TRUE
684
+ CONF_IBTB_MISS_BP_TAKEN_CONF TRUE
685
+ CONF_BTB_MISS_RATE_CONF TRUE
686
+ CONF_IBTB_MISS_RATE_CONF TRUE
687
+ CONF_MISFETCH_RATE_CONF TRUE
688
+ CONF_MISPRED_RATE_CONF TRUE
689
+ CONF_INV_BP_CONF TRUE
690
+ CONF_PERFECT_BTB_MISS_CONF FALSE
691
+ CONF_PERFECT_IBTB_MISS_CONF FALSE
692
+ CONF_PERFECT_MISFETCH_CONF FALSE
693
+ CONF_PERFECT_MISPRED_CONF FALSE
694
+ CONF_LOG_DFE_TO_REC FALSE
695
+ CONF_LOG_PHASE_CYCLES FALSE
696
+ NUM_BPS 1
697
+ DFE0_TRIGGER_POLICY 0
698
+ DFE1_TRIGGER_POLICY 1
699
+ DFE2_TRIGGER_POLICY 1
700
+ DFE3_TRIGGER_POLICY 1
701
+ DFE4_TRIGGER_POLICY 1
702
+ DFE0_STOP_POLICY 0
703
+ DFE1_STOP_POLICY 1
704
+ DFE2_STOP_POLICY 1
705
+ DFE3_STOP_POLICY 1
706
+ DFE4_STOP_POLICY 1
707
+ LOOKAHEAD_BUF_SIZE 0
708
+ DEBUG_CYCLE_START 0 0
709
+ DEBUG_CYCLE_STOP 0 -1
710
+ DEBUG_TIME_START 0
711
+ DEBUG_TIME_STOP 0
712
+ DEBUG_INST_START 0 0
713
+ DEBUG_INST_STOP 0 -1
714
+ DEBUG_OP_START 0
715
+ DEBUG_OP_STOP 0
716
+ DEBUG_CACHE_LIB FALSE
717
+ DEBUG_HASH_LIB FALSE
718
+ DEBUG_LIST_LIB FALSE
719
+ DEBUG_PORT_LIB FALSE
720
+ DEBUG_BUS_LIB FALSE
721
+ DEBUG_OP_POOL FALSE
722
+ DEBUG_ORACLE FALSE
723
+ DEBUG_FRONTEND FALSE
724
+ DEBUG_ADDR_TRANS FALSE
725
+ DEBUG_BP FALSE
726
+ DEBUG_BP_DIR FALSE
727
+ DEBUG_BTB FALSE
728
+ DEBUG_CRS FALSE
729
+ DEBUG_MAP FALSE
730
+ DEBUG_MEMORY FALSE
731
+ DEBUG_REPLAY FALSE
732
+ DEBUG_FREQ FALSE
733
+ DEBUG_MODEL FALSE
734
+ DEBUG_THREAD FALSE
735
+ DEBUG_DECOUPLED_FE FALSE
736
+ DEBUG_CONF FALSE
737
+ DEBUG_ICACHE_STAGE FALSE
738
+ DEBUG_DECODE_STAGE FALSE
739
+ DEBUG_CPP_CACHE FALSE
740
+ DEBUG_UOP_CACHE FALSE
741
+ DEBUG_UOP_QUEUE_STAGE FALSE
742
+ DEBUG_IDQ_STAGE FALSE
743
+ DEBUG_MAP_STAGE FALSE
744
+ DEBUG_NODE_STAGE FALSE
745
+ DEBUG_EXEC_STAGE FALSE
746
+ DEBUG_DCACHE_STAGE FALSE
747
+ DEBUG_RETIRED_UOPS FALSE
748
+ DEBUG_EXC_INSERTS FALSE
749
+ DEBUG_BP_CONF FALSE
750
+ DEBUG_ONPATH_CONF FALSE
751
+ DEBUG_STREAM FALSE
752
+ DEBUG_STREAM_MEM FALSE
753
+ DEBUG_WAY FALSE
754
+ DEBUG_L2MARKV FALSE
755
+ DEBUG_L2L1PREF FALSE
756
+ DEBUG_PERF_PRED FALSE
757
+ DEBUG_POWER_UTILS FALSE
758
+ DEBUG_DVFS FALSE
759
+ DEBUG_TRACE_READ FALSE
760
+ DEBUG_INST_FIELDS FALSE
761
+ DEBUG_OP_FIELDS FALSE
762
+ DEBUG_PIN_EXEC_DRIVEN FALSE
763
+ DEBUG_CACHE_PART FALSE
764
+ DEBUG_OPTIMIZER2 FALSE
765
+ DEBUG_PREF FALSE
766
+ DEBUG_FDIP FALSE
767
+ DEBUG_EIP FALSE
768
+ DEBUG_DJOLT FALSE
769
+ DEBUG_FNLMMA FALSE
770
+ PERFECT_BP FALSE
771
+ PERFECT_BTB FALSE
772
+ PERFECT_IBP FALSE
773
+ PERFECT_CRS FALSE
774
+ PERFECT_CBR_BTB FALSE
775
+ PERFECT_NT_BTB FALSE 0 # deprecated, effectively always true.
776
+ CFS_PER_CYCLE 3 6 # Number of branches that can be predicted in a single cycle
777
+ UPDATE_BP_OFF_PATH FALSE 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
778
+ BP_UPDATE_AT_RETIRE FALSE 0 # Update the BP at retire. If false, update at the end of exec.
779
+ BP_MECH TAGE64K_BP tage64k
780
+ BP_MECH_L0 BIMODAL_BP
781
+ BP_L0_LATENCY 1
782
+ BP_MAIN_LATENCY 3
783
+ BIMODAL_ENTRIES (4 * 1024)
784
+ HIST_LENGTH 16
785
+ PHT_CTR_BITS 2 const
786
+ BHT_ENTRIES (4 * 1024)
787
+ BHT_ASSOC 4
788
+ HYBRIDS_INDEX_LENGTH 16
789
+ HYBRIDG_HIST_LENGTH 16
790
+ HYBRIDP_HIST_LENGTH 16
791
+ FILTER_INDEX_LENGTH 16
792
+ USE_FILTER FALSE
793
+ INF_HYBRIDGP FALSE
794
+ BP_HASH_TOS FALSE
795
+ IBTB_HASH_TOS FALSE
796
+ BTB_MECH GENERIC_BTB generic
797
+ BTB_ENTRIES 12288 12288
798
+ BTB_ASSOC 4 4
799
+ BTB_NUM_BRSLOT 1
800
+ BTB_BLOCK_SIZE 64
801
+ BTB_OFF_PATH_WRITES TRUE 1
802
+ BTB_MAIN_LATENCY 3 3
803
+ BTB_L0_PRESENT FALSE 1
804
+ BTB_L0_ENTRIES 128 128
805
+ BTB_L0_ASSOC 4 4
806
+ BTB_L0_LATENCY 1 1
807
+ BTB_L1_PRESENT FALSE 1
808
+ BTB_L1_ENTRIES 6144 6144
809
+ BTB_L1_ASSOC 4 4
810
+ BTB_L1_LATENCY 2 2
811
+ ENABLE_CRS TRUE 1
812
+ CRS_ENTRIES 32 128
813
+ CRS_REALISTIC 0 1
814
+ ENABLE_IBP TRUE 1 # Enable the indirect branch predictor
815
+ USE_PAT_HIST TRUE
816
+ IBTB_MECH 1 tc_tagged
817
+ IBTB_HIST_LENGTH 16
818
+ IBTB_OFF_PATH_WRITES TRUE 1 # Allow off path ops to update the ibtb.
819
+ TARGETS_IN_HIST 4
820
+ TC_ENTRIES (4 * 1024) 4096
821
+ TC_ASSOC 4 4
822
+ NUM_CORR_BRANCHES 3
823
+ SEL_HIST_BP_ENTRIES 8192
824
+ SEL_HIST_LENGTH 16
825
+ SEL_HIST_DYN_CNT_TH 16
826
+ SEL_HIST_MISPRED_TH 4
827
+ ENABLE_BP_CONF FALSE
828
+ CONF_MECH 0
829
+ PERF_BP_CONF_PRED FALSE
830
+ BPC_BITS 16
831
+ BPC_MECH 1
832
+ BPC_CTR_RESET TRUE
833
+ BPC_CIT_BITS 8
834
+ BPC_CIT_TH 50
835
+ BPC_CTR_BITS 3
836
+ OPC_COUNT_ZEROS FALSE
837
+ OPC_COUNT_THRESH 10
838
+ INF_LOOP FALSE
839
+ INF_LOOP_BUCKETS 811
840
+ LOOP_ENTRIES (4 * 1024)
841
+ LOOP_ASSOC 4
842
+ LOOP_COUNT_MAX 127
843
+ LOOP_REPEAT_MAX 15
844
+ KNOB_PRINT_BRINFO FALSE
845
+ BR_MISPRED_FILE NULL
846
+ SPEC_LEVEL 3
847
+ RANDOM_DETERMINISTIC TRUE
848
+ TAGESCL64KB_SC TRUE
849
+ TAGESCL64KB_LOOP TRUE
850
+ TAGESCL64KB_ALT TRUE
851
+ CONF_PERCEPTRON_TH 0
852
+ CONF_PERCEPTRON_CTR_BITS 8
853
+ CONF_PERCEPTRON_ENTRIES 127
854
+ CONF_PERCEPTRON_THRESH_OVRD 0
855
+ CONF_HIST_LENGTH 32
856
+ PERCEPTRON_CONF_USE_CONF FALSE
857
+ PERCEPTRON_CONF_TRAIN_HIS FALSE
858
+ PERCEPTRON_CONF_TRAIN_CONF FALSE
859
+ PERCEPTRON_CONF_TRAIN_OFFSET_CONF FALSE
860
+ PERCEPTRON_TRAIN_MISP_FACTOR 1
861
+ PERCEPTRON_TRAIN_CORR_FACTOR 1
862
+ PERCEPTRON_CONF_HIS_BOTH FALSE
863
+ PERCEPTRON_CONF_HIS_BOTH_LENGTH 4
864
+ MTAGE_REALISTIC_SC_40K FALSE
865
+ MTAGE_REALISTIC_SC_100K FALSE
866
+ H2P_TABLE_BUCKETS 16384
867
+ H2P_MIN_EXEC 5000
868
+ H2P_MIN_MISPRED 333
869
+ H2P_MISPRED_RATIO_PERMIL 10
870
+ H2P_TRACK_CBR TRUE
871
+ H2P_TRACK_REP TRUE
872
+ H2P_TRACK_CALL FALSE
873
+ H2P_TRACK_IBR FALSE
874
+ H2P_TRACK_ICALL FALSE
875
+ H2P_TRACK_RET FALSE
876
+ POWER_INTF_ON FALSE
877
+ POWER_INTF_ENABLE_SCALING FALSE
878
+ POWER_INTF_EXEC "power/power_intf.py"
879
+ POWER_INTF_REF_CHIP_TECH_NM 22
880
+ POWER_INTF_REF_CHIP_FREQ (3.2e9)
881
+ POWER_INTF_REF_MEMORY_FREQ (0.8e9)
882
+ POWER_OTHER (0.0)
883
+ PREF_STREAM_ON FALSE 1
884
+ PREF_STREAM_PER_CORE_ENABLE FALSE
885
+ STREAM_BUFFER_N 16
886
+ STREAM_PREFETCH_N 2 4
887
+ STREAM_START_DIS 5 1
888
+ STREAM_LENGTH 16 64
889
+ STREAM_FULL_N 1
890
+ STREAM_TRAIN_LENGTH 16
891
+ STREAM_TRAIN_NUM 1 4
892
+ PREF_ACC_USE_CACHE FALSE
893
+ STREAM_STALL_ON_QUEUE_FULL FALSE
894
+ PREF_SCHEDULE_NUM 4
895
+ TRAIN_FILTER_SIZE 32
896
+ PREF_REQ_Q_SIZE 64
897
+ STREAM_CREATE_ON_DC_MISS FALSE 0
898
+ STREAM_CREATE_ON_L1_MISS TRUE 1
899
+ STREAM_TRAIN_ON_WRONGPATH TRUE
900
+ STREAM_CREATE_ON_WRONGPATH TRUE
901
+ STREAM_PREF_INTO_DCACHE FALSE
902
+ REMOVE_REDUNDANT_STREAM FALSE
903
+ L2HIT_STREAM_SCHEDULE_NUM 4
904
+ PREF_REQ_QUEUE_FILTER_ON FALSE
905
+ HW_PREF_HIT_TRAIN_STREAM FALSE
906
+ L2HIT_STREAM_BUFFER_N 32
907
+ L2HIT_STREAM_PREFETCH_N 2
908
+ L2HIT_STREAM_START_DIS 2
909
+ L2HIT_STREAM_LENGTH 8
910
+ L2HIT_PREF_REQ_Q_SIZE 128
911
+ L2HIT_L2ACCESS_REQ_Q_SIZE 64
912
+ PREF_STREAM_ACCPERSTREAM FALSE
913
+ PREF_ACC_DISTANCE_10 128
914
+ PREF_FRAMEWORK_ON FALSE 1
915
+ PREF_TRACE_ON FALSE
916
+ PREF_UMLC_ON FALSE
917
+ PREF_UL1_ON TRUE
918
+ PREF_DL0REQ_QUEUE_SIZE 32
919
+ PREF_UMLC_REQ_QUEUE_SIZE 64
920
+ PREF_UL1REQ_QUEUE_SIZE 128
921
+ PREF_SHARED_QUEUES TRUE
922
+ PREF_DL0_MISS_ON TRUE
923
+ PREF_DL0_HIT_ON TRUE
924
+ PREF_DL0REQ_QUEUE_FILTER_ON TRUE
925
+ PREF_UMLC_REQ_QUEUE_FILTER_ON TRUE
926
+ PREF_UL1REQ_QUEUE_FILTER_ON TRUE
927
+ PREF_DL0REQ_ADD_FILTER_ON TRUE
928
+ PREF_UMLC_REQ_ADD_FILTER_ON TRUE
929
+ PREF_UL1REQ_ADD_FILTER_ON TRUE
930
+ PREF_DL0REQ_QUEUE_OVERWRITE_ON_FULL FALSE
931
+ PREF_UMLC_REQ_QUEUE_OVERWRITE_ON_FULL FALSE
932
+ PREF_UL1REQ_QUEUE_OVERWRITE_ON_FULL FALSE 1
933
+ PREF_DL0SCHEDULE_NUM 4
934
+ PREF_UMLC_SCHEDULE_NUM 4
935
+ PREF_UL1SCHEDULE_NUM 4
936
+ PREF_L1Q_DEMAND_RESERVE 0
937
+ PREF_REPORT_PREF_MATCH_AS_MISS FALSE
938
+ PREF_REPORT_PREF_MATCH_AS_HIT TRUE
939
+ PREF_UPDATE_ON_WRONGPATH TRUE
940
+ PREF_TRAIN_ON_PREF_MISSES FALSE 0
941
+ PREF_ORACLE_TRAIN_ON FALSE 0
942
+ PREF_REQ_DROP FALSE
943
+ PREF_THROTTLE_ON FALSE
944
+ PREF_THROTTLEFB_ON FALSE 1
945
+ PREF_ACC_THRESH_1 0.90 0.75
946
+ PREF_ACC_THRESH_2 0.70 0.4
947
+ PREF_ACC_THRESH_3 0.60 0.4
948
+ PREF_ACC_THRESH_4 0.40
949
+ PREF_UPDATE_INTERVAL 0 8192
950
+ PREF_ANALYZE_LOAD FALSE
951
+ PREF_POL_THRESH_1 0.25
952
+ PREF_POL_THRESH_2 0.10
953
+ PREF_POLBV_ON FALSE
954
+ PREF_POLBV_SIZE 1024
955
+ PREF_TIMELY_THRESH 0.05 0.01
956
+ PREF_POLPF_THRESH 0.01 0.005
957
+ PREF_DEGFB_USEONLYACC FALSE
958
+ PREF_DEGFB_USEONLYPOL FALSE
959
+ PREF_DEGFB_USEONLYLATE FALSE
960
+ PREF_TIMELY_THRESH_2 0.005
961
+ PREF_DEGFB_STATPHASEFILE FALSE
962
+ PREF_MAX_DEGFB 4
963
+ PREF_DHAL FALSE
964
+ PREF_DHAL_SENTTHRESH 16
965
+ PREF_DHAL_USETHRESH_MAX 12
966
+ PREF_DHAL_USETHRESH_MIN2 8
967
+ PREF_DHAL_USETHRESH_MIN1 4
968
+ PREF_DHAL_MAXDEG 64
969
+ PREF_HFILTER_ON FALSE
970
+ PREF_HFILTER_INDEX_BITS 12
971
+ PREF_HFILTER_USE_PC FALSE
972
+ PREF_HFILTER_PRED_USELESS_THRES 2
973
+ PREF_HFILTER_RESET_ENABLE FALSE
974
+ PREF_HFILTER_RESET_INTERVAL 100000
975
+ EIP_ENABLE 0
976
+ L1I_ENTANGLED_TABLE_INDEX_BITS 9
977
+ L1I_ENTANGLED_TABLE_WAYS 16
978
+ DJOLT_ENABLE 0
979
+ FNLMMA_ENABLE 0
980
+ FDIP_ENABLE 1
981
+ FDIP_ALWAYS_PREFETCH FALSE
982
+ PERFECT_FDIP FALSE
983
+ IPRF_MAX_FTQ_ENTRY_CYC 2
984
+ FDIP_BLOOM_FILTER FALSE
985
+ FDIP_BLOOM_ENTRIES 4000
986
+ FDIP_BLOOM2_ENTRIES 1000
987
+ FDIP_BLOOM4_ENTRIES 1000
988
+ FDIP_BLOOM_SIZE 16384
989
+ FDIP_BLOOM_HASHES 6
990
+ FDIP_BLOOM_CLEAR_UNUSEFUL_RATIO 0.95
991
+ FDIP_BLOOM_CLEAR_CYC_PERIOD 10000
992
+ FDIP_UTILITY_HASH_ENABLE 0
993
+ FDIP_UTILITY_PREF_POLICY 0
994
+ FDIP_ADJUSTABLE_FTQ 0
995
+ FDIP_ADJUSTABLE_FTQ_CYC 100000
996
+ UTILITY_RATIO_THRESHOLD 0.58
997
+ TIMELINESS_RATIO_THRESHOLD 0.82
998
+ FDIP_PREF_NO_LATENCY FALSE
999
+ UDP_USEFUL_THRESHOLD 0
1000
+ UDP_WEIGHT_USEFUL 4
1001
+ UDP_WEIGHT_UNUSEFUL 1
1002
+ UDP_WEIGHT_POSITIVE_SATURATION 2147483647
1003
+ FDIP_GHIST_HASHING FALSE
1004
+ FDIP_UTILITY_ONLY_TRAIN_OFF_PATH FALSE
1005
+ FDIP_GHIST_BITS 8
1006
+ UFTQ_MIN_FTQ_BLOCK_NUM 4
1007
+ UFTQ_MAX_FTQ_BLOCK_NUM 64
1008
+ FDIP_SENIORITY_FTQ_HOLD_CYC 30000
1009
+ FDIP_PERFECT_PREFETCH FALSE
1010
+ FDIP_FREEZE_AT_MEM_BUF_LIMIT TRUE
1011
+ FDIP_DUAL_PATH_PREF_IC_ENABLE FALSE
1012
+ FDIP_DUAL_PATH_PREF_UOC_ENABLE FALSE
1013
+ TOP_MISPRED_BR_FILEPATH "br_resteer_coverage.csv"
1014
+ TOP_MISPRED_BR_RESTEER_COVERAGE 0
1015
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_ENABLE FALSE
1016
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_MISPRED_THRESHOLD 1
1017
+ FDIP_PRINT_CL_INFO FALSE
1018
+ BRANCH_MISPREDICTION_TABLE_SIZE 0
1019
+ UOC_PREF FALSE
1020
+ UOC_ORACLE_PREF FALSE
1021
+ UOC_ZERO_LATENCY_PREF FALSE
1022
+ L2L1PREF_ON FALSE
1023
+ L2WAY_PREF FALSE
1024
+ L2MARKV_PREF_ON FALSE
1025
+ L2NEXT_PREF_ON FALSE
1026
+ L2HIT_STREAM_PREF_ON FALSE
1027
+ L2L1_DC_HIT_TRAIN FALSE
1028
+ L1_HIT_DUMP_FILE_ON FALSE
1029
+ L1_HIT_DUMP_WO_TXT FALSE
1030
+ L1_HIT_DUMPFILE "l1hit_dump.out"
1031
+ IDEAL_L2_L1_PREFETCHER FALSE
1032
+ IDEAL_L2_ICACHE_PREFETCHER FALSE
1033
+ L1WAY_PREF_SEND_QUEUE 4
1034
+ L1PREF_REQ_QUEUE_SIZE 1024
1035
+ L1PREF_IMMEDIATE FALSE
1036
+ L1WAY_PREF_TIMER_DIS 1000
1037
+ L1MARKV_PREF_SEND_QUEUE 4
1038
+ L1PREF_MARKV_REQ_QUEUE_SIZE 1024
1039
+ MARKV_L2ACCESS_REQ_Q_SIZE 64
1040
+ L1MARKV_PREF_IMMEDIATE FALSE
1041
+ L1MARKV_PREF_TIMER_DIS 1
1042
+ L2L1_HIT_TRAIN TRUE
1043
+ L1MARKV_REQ_TH 1
1044
+ L2L1_IMMEDIATE_PREF_CACHE FALSE
1045
+ L2L1_FILL_PREF_CACHE FALSE
1046
+ L2L1_L2_HIT_STAT FALSE
1047
+ PREF_GHB_ON FALSE
1048
+ DEBUG_PREF_GHB FALSE
1049
+ PREF_GHB_BUFFER_N 1024
1050
+ PREF_GHB_INDEX_N 128
1051
+ PREF_GHB_CZONE_BITS 12
1052
+ PREF_GHB_DEGREE 16
1053
+ PREF_GHB_MAX_DEGREE 32
1054
+ PREF_STRIDE_ON FALSE
1055
+ DEBUG_PREF_STRIDE FALSE
1056
+ PREF_STRIDE_TABLE_N 1024
1057
+ PREF_STRIDE_REGION_BITS 16
1058
+ PREF_STRIDE_DEGREE 4
1059
+ PREF_STRIDE_DISTANCE 16
1060
+ PREF_STRIDE_STARTDISTANCE 1
1061
+ PREF_STRIDE_SINGLE_THRESH 6
1062
+ PREF_STRIDE_MULTI_THRESH 6
1063
+ PREF_STRIDE_SINGLE_STRIDE_MODE FALSE
1064
+ PREF_STRIDEPC_ON FALSE
1065
+ DEBUG_PREF_STRIDEPC FALSE
1066
+ PREF_STRIDEPC_TABLE_N 1024
1067
+ PREF_STRIDEPC_DEGREE 4
1068
+ PREF_STRIDEPC_DISTANCE 16
1069
+ PREF_STRIDEPC_USELOADADDR FALSE
1070
+ PREF_STRIDEPC_TRAINNUM 2
1071
+ PREF_STRIDEPC_STARTDIS 4
1072
+ PREF_PHASE_ON FALSE
1073
+ PREF_PHASE_STUDY FALSE
1074
+ DEBUG_PREF_PHASE FALSE
1075
+ PREF_PHASE_PRIME_HASH 16381
1076
+ PREF_PHASE_INFOSIZE 16384
1077
+ PREF_PHASE_LOG2REGIONSIZE 12
1078
+ PREF_PHASE_REGIONENTRIES 64
1079
+ PREF_PHASE_TRACKEDREGIONS 32
1080
+ PREF_PHASE_INTERVAL 100000
1081
+ PREF_PHASE_TABLE_SIZE 64
1082
+ PREF_PHASE_MAXDIFF_THRESH 64
1083
+ PREF_PHASE_MIN_MISSES 64
1084
+ PREF_PHASE_MISSPER 0.4
1085
+ PREF_2DC_ON FALSE
1086
+ DEBUG_PREF_2DC FALSE
1087
+ PREF_2DC_CACHE_SIZE (1 * 1024)
1088
+ PREF_2DC_CACHE_ASSOC 4
1089
+ PREF_2DC_CACHE_LINE_SIZE 1
1090
+ PREF_2DC_DEGREE 16
1091
+ PREF_2DC_ZONE_SHIFT 10
1092
+ PREF_2DC_TAG_SIZE 16
1093
+ PREF_2DC_NUM_REGIONS 64
1094
+ PREF_2DC_REGION_HASH 61
1095
+ PREF_MARKOV_ON FALSE
1096
+ DEBUG_PREF_MARKOV FALSE
1097
+ PREF_MARKOV_NUM_ENTRIES 65536
1098
+ PREF_MARKOV_NUM_NEXT_STATES 8
1099
+ PREF_MARKOV_SEND_ON_PREF_HIT TRUE
1100
+ PREF_MARKOV_UPDATE_ON_PREF_HIT TRUE
1101
+ PREF_MARKOV_TABLE_UPDATE_POLICY 0
1102
+ PREF_MARKOV_SEND_THRESHOLD 0
sssp-com-Youtube/fingerprint/run_10/sim.log ADDED
@@ -0,0 +1,90 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ [0]: ad: 0x7ffff3d9b7ff, op: 315
2
+ new bb detected: 1
3
+ [1]: ad: 0x7ffff3d9b870, op: 427
4
+ [1]: ad: 0x7ffff3d9b873, op: 388
5
+ [1]: ad: 0x7ffff3d9b876, op: 427
6
+ [1]: ad: 0x7ffff3d9b879, op: 8
7
+ [1]: ad: 0x7ffff3d9b87d, op: 427
8
+ [1]: ad: 0x7ffff3d9b880, op: 427
9
+ [1]: ad: 0x7ffff3d9b883, op: 109
10
+ [1]: ad: 0x7ffff3d9b887, op: 321
11
+ new bb detected: 2
12
+ [2]: ad: 0x7ffff3d9b7c1, op: 427
13
+ [2]: ad: 0x7ffff3d9b7c8, op: 427
14
+ [2]: ad: 0x7ffff3d9b7cc, op: 847
15
+ [2]: ad: 0x7ffff3d9b7cf, op: 330
16
+ new bb detected: 3
17
+ [3]: ad: 0x7ffff3d9b7d1, op: 427
18
+ [3]: ad: 0x7ffff3d9b7d6, op: 847
19
+ [3]: ad: 0x7ffff3d9b7d9, op: 315
20
+ new bb detected: 4
21
+ [4]: ad: 0x7ffff3d9b7db, op: 427
22
+ [4]: ad: 0x7ffff3d9b7de, op: 1723
23
+ [4]: ad: 0x7ffff3d9b7e0, op: 427
24
+ [4]: ad: 0x7ffff3d9b7e3, op: 316
25
+ new bb detected: 5
26
+ [5]: ad: 0x7ffff3d9b7f2, op: 427
27
+ [5]: ad: 0x7ffff3d9b7f6, op: 427
28
+ [5]: ad: 0x7ffff3d9b7fa, op: 109
29
+ [5]: ad: 0x7ffff3d9b7ff, op: 315
30
+ new bb detected: 6
31
+ [6]: ad: 0x7ffff3d9b801, op: 427
32
+ [6]: ad: 0x7ffff3d9b805, op: 465
33
+ [6]: ad: 0x7ffff3d9b808, op: 427
34
+ [6]: ad: 0x7ffff3d9b80c, op: 8
35
+ [6]: ad: 0x7ffff3d9b80f, op: 109
36
+ [6]: ad: 0x7ffff3d9b813, op: 315
37
+ new bb detected: 7
38
+ [7]: ad: 0x7ffff3d9b7e8, op: 8
39
+ [7]: ad: 0x7ffff3d9b7ec, op: 109
40
+ [7]: ad: 0x7ffff3d9b7f0, op: 330
41
+ new bb detected: 8
42
+ [8]: ad: 0x7ffff3d9b7b0, op: 388
43
+ [8]: ad: 0x7ffff3d9b7b3, op: 8
44
+ [8]: ad: 0x7ffff3d9b7b7, op: 109
45
+ [8]: ad: 0x7ffff3d9b7bb, op: 315
46
+ new bb detected: 9
47
+ Scarab gitrev: 7185dea
48
+ Warning: Scarab expects the trace file type to include OFFLINE_FILE_TYPE_ARCH_REGDEPS (0x20000), but got type: 0xe40
49
+ Scarab started at Fri Jul 17 21:31:52 2026
50
+
51
+ read from initialization: 0x7ffff3d9b7ff
52
+ advanceReader: ROI end reached (ordinal 110000002 > roi_end 110000000)
53
+ Reached end of trace (last_inst) pc=0x7ffff3d9b7f6
54
+ [6]: ad: 0x7ffff3d9b7f2, op: 427
55
+ DUP bb detected at trace end
56
+ to be appened segment num 1
57
+ 10000000
58
+ 10000000
59
+ ====================================
60
+ TRACE_INST_TAKEN_NOT_CF:0
61
+ TRACE_INST_TAKEN_CF_BR:289056
62
+ TRACE_INST_TAKEN_CF_CBR:844099
63
+ TRACE_INST_TAKEN_CF_REP:0
64
+ TRACE_INST_TAKEN_CF_CALL:0
65
+ TRACE_INST_TAKEN_CF_IBR:0
66
+ TRACE_INST_TAKEN_CF_ICALL:0
67
+ TRACE_INST_TAKEN_CF_ICO:0
68
+ TRACE_INST_TAKEN_CF_RET:0
69
+ TRACE_INST_TAKEN_CF_SYS:0
70
+ ====================================
71
+ identity within this segment
72
+ 2 bbs with same first pc
73
+ [6]: size 4, freq 533780
74
+ 7ffff3d9b7f2: 427, 0
75
+ 7ffff3d9b7f6: 427, 0
76
+ 7ffff3d9b7fa: 109, 0
77
+ 7ffff3d9b7ff: 315, 0
78
+ [6]: size 1, freq 1
79
+ 7ffff3d9b7f2: 427, 0
80
+ 1 / 9
81
+ ========================================================
82
+ Number of blocks built : 9
83
+ Average size : 4.11 instructions
84
+ Number of blocks executed : 2221980
85
+ Average weighted size : 4.50 instructions
86
+ Number of total instructions : 10000000
87
+ Number of fetched instruction : 10000000
88
+ ========================================================
89
+ Scarab finished at Fri Jul 17 21:31:56 2026
90
+
sssp-com-Youtube/fingerprint/run_11/PARAMS.in ADDED
@@ -0,0 +1,268 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ # File : PARAMS.golden_cove
2
+ # Date : 02/27/25
3
+ # Description : Golden Cove Configuration
4
+ # Author : Surim Oh <[email protected]>
5
+ #
6
+ # Based on documentation found here:
7
+ # https://en.wikipedia.org/wiki/Golden_Cove
8
+ # https://en.wikichip.org/wiki/intel/microarchitectures/golden_cove
9
+ # https://www.anandtech.com/show/16881/a-deep-dive-into-intels-alder-lake-microarchitectures/3
10
+
11
+ ## Simulation Parameters
12
+ --mode full
13
+ --model cmp
14
+ --sim_limit none
15
+
16
+ ## Core Parameters
17
+
18
+ # Femptoseconds, 3.2GHz, used for energy estimates.
19
+ --chip_cycle_time 312500
20
+
21
+
22
+ ### Fetch Stage
23
+ --fetch_off_path_ops 1
24
+
25
+ #### ICache
26
+ --icache_size 32768
27
+ --icache_assoc 8
28
+ --icache_line_size 64
29
+
30
+ ### Uop Cache
31
+ # inclusive w/ L1i
32
+ --uop_cache_enable 1
33
+ --uop_cache_width 8
34
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
35
+ --uop_cache_assoc 8
36
+ --iprf_on_uop_cache_hit 1
37
+
38
+ ### Branch Predictor
39
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
40
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
41
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
42
+ --bp_mech tage64k
43
+
44
+
45
+ #### BTB
46
+
47
+ # TODO
48
+ # multi-level BTB
49
+ # 128 entry L0 BTB
50
+ # 6144 entry L1 BTB
51
+ # 12888 entry L2 BTB
52
+ # ~2 entry Return Stack
53
+ # roughly 2x8192 for now
54
+ # BTB model to use.
55
+ --btb_mech generic
56
+ --btb_entries 12288
57
+ --btb_assoc 4
58
+ --btb_main_latency 3
59
+ --btb_l0_present 1
60
+ --btb_l0_entries 128
61
+ --btb_l0_assoc 4
62
+ --btb_l0_latency 1
63
+ --btb_l1_present 1
64
+ --btb_l1_entries 6144
65
+ --btb_l1_assoc 4
66
+ --btb_l1_latency 2
67
+
68
+ # Allow the BTB to be updated by off path ops.
69
+ --btb_off_path_writes 1
70
+
71
+ # NT branches are not inserted in BTB, but do not trigger resteer
72
+ # since we continue without a control flow change
73
+ --perfect_nt_btb 0 # deprecated, effectively always true.
74
+
75
+ #### CRS
76
+
77
+ # Enable return stack
78
+ --enable_crs 1
79
+ --crs_entries 128
80
+ --crs_realistic 1
81
+
82
+ ### iBP
83
+ --enable_ibp 1 # Enable the indirect branch predictor
84
+ --ibtb_mech tc_tagged
85
+ # iBTB Model. tc_tagless, tc_tagged, tc_hybrid.
86
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
87
+ --tc_entries 4096
88
+ --tc_assoc 4
89
+
90
+ ### Decode Stage
91
+ --decode_width 6
92
+ --decode_cycles 5
93
+
94
+ ### Instruction Decode Queue
95
+ --idq_size 144
96
+
97
+ ### Map Stage
98
+ --map_cycles 5
99
+
100
+ # register renaming table
101
+ --reg_renaming_scheme 1
102
+ --reg_table_integer_physical_size 280
103
+ --reg_table_vector_physical_size 332
104
+
105
+ ### Issue Stage
106
+
107
+ # Max number of instructions to be renamed, and issued per cycle.
108
+ --issue_width 6
109
+
110
+ --rs_fill_width 0
111
+ # rs_sizes ~205 in total, and they are split into three different reservation stations (RS1, RS2, RS3) where each has 97, 70, 38 entries respectively
112
+ # original architecture
113
+ # RS1 connected to port 0,1,5,6,10
114
+ # RS2 connected to port 2,3,11
115
+ # RS3 connected to port 7,8,4,9
116
+ # scarab does not split ST AGU port and ST port, merge them
117
+ # adjusted architecture to scarab ST AGU (port 4 and 9 removed. rs_size reduced to 186 from 205)
118
+ # RS1 connected to port 0,1,4,5,8
119
+ # RS2 connected to port 2,3,9
120
+ # RS3 connected to port 6,7 (port 4,9 removed, entries reduced to 19 from 38)
121
+ --rs_sizes 97 70 19
122
+ --rs_connections b0100110011 b1000001100 b0011000000
123
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
124
+
125
+ ### Exec Stage
126
+
127
+ ### DCache
128
+ --dcache_size 49152
129
+ --dcache_read_ports 1
130
+ --dcache_write_ports 1
131
+ --dcache_banks 8
132
+ --dcache_assoc 12
133
+ --dcache_line_size 64
134
+ --dcache_cycles 5
135
+
136
+ ### Reorder/Retire Stage
137
+
138
+ # Max number of instructions to be retired per cycle.
139
+ --node_ret_width 8
140
+ --node_table_size 512
141
+
142
+ # Do not keep stores in RSVs on cache misses; TODO: confirm what this knob does
143
+ --stores_do_not_block_window 1
144
+
145
+ # TODO: confirm what this knob does
146
+ --prefs_do_not_block_window 1
147
+
148
+
149
+ ## Uncore
150
+
151
+ ### Mid-level cache
152
+
153
+ # Enable use of a midlevel cache between i/d and L1
154
+ # client 1.25 MiB (1310720 bytes) per core, 8-way, 15 cycles
155
+ # server 2 MiB (2097000 bytes) per core, 8-way, 16 cycles
156
+ --mlc_present 1
157
+ --mlc_size 2097000
158
+ --mlc_assoc 8
159
+ --mlc_cycles 16
160
+
161
+
162
+ ### LLC
163
+ # 3 MiB per core, 16-way
164
+ --l1_size 3145728
165
+ --l1_banks 8
166
+ --l1_cycles 36 // just a guess
167
+ --l1_assoc 16
168
+ --l1_line_size 64
169
+ --l1_interleave_factor 64
170
+
171
+
172
+ ### prefetcher
173
+ # Kept same as Kaby Lake
174
+ --pref_framework_on 1
175
+ --pref_stream_on 1
176
+ --pref_train_on_pref_misses 0
177
+ --pref_oracle_train 0
178
+ --pref_ul1req_queue_overwrite_on_full 1
179
+
180
+ --stream_length 64
181
+ --stream_prefetch_n 4
182
+ --stream_start_dis 1
183
+ --stream_train_num 4
184
+ --stream_create_on_dc_miss 0
185
+ --stream_create_on_l1_miss 1
186
+
187
+ --pref_throttlefb_on=1
188
+ --pref_acc_thresh_1=0.75
189
+ --pref_acc_thresh_2=0.4
190
+ --pref_acc_thresh_3=0.4
191
+ --pref_timely_thresh=0.01
192
+ --pref_polpf_thresh=0.005
193
+ --pref_update_interval=8192
194
+
195
+ --mem_req_buffer_pref_watermark 4
196
+ --promote_to_higher_priority_mem_req_type 1
197
+
198
+ ### Memory
199
+ # Kept same as Kaby Lake
200
+ --addr_translation random
201
+
202
+ --mem_priority_ifetch 0
203
+ --mem_priority_dfetch 1
204
+ --mem_priority_dstore 2
205
+ --mem_priority_iprf 3
206
+ --mem_priority_dprf 4
207
+ --mem_priority_wb 5
208
+ --mem_priority_wb_nodirty 5
209
+
210
+ --mem_req_buffer_entries 32
211
+ --bus_width_in_bytes 8
212
+
213
+ --ramulator_standard DDR4
214
+ --ramulator_speed DDR4_2400R
215
+ --ramulator_org DDR4_8Gb_x8
216
+ --ramulator_channels 1
217
+ --ramulator_ranks 1
218
+ --ramulator_bankgroups 4
219
+ --ramulator_banks 4
220
+ --ramulator_chip_width 8
221
+ --ramulator_rows 65536
222
+ --ramulator_cols 1024
223
+ --ramulator_scheduling_policy FRFCFS_Cap
224
+ --ramulator_readq_entries 32
225
+ --ramulator_writeq_entries 32
226
+ --ramulator_record_cmd_trace FALSE
227
+ --ramulator_print_cmd_trace FALSE
228
+ --ramulator_tCK 833333
229
+ --ramulator_tCL 16
230
+ --ramulator_tCCD 6
231
+ --ramulator_tCCDS 4
232
+ --ramulator_tCCDL 6
233
+ --ramulator_tCWL 12
234
+ --ramulator_tBL 4
235
+ --ramulator_tWTR 9
236
+ --ramulator_tWTRS 3
237
+ --ramulator_tWTRL 9
238
+ --ramulator_tRP 16
239
+ --ramulator_tRPpb 16
240
+ --ramulator_tRPab 16
241
+ --ramulator_tRCD 16
242
+ --ramulator_tRCDR 16
243
+ --ramulator_tRCDW 16
244
+ --ramulator_tRAS 39
245
+ --dram_tech_in_nm 32
246
+
247
+ ## Other
248
+
249
+
250
+ ### Debug
251
+ --debug_inst_start 0
252
+ --debug_inst_stop -1
253
+ --debug_cycle_start 0
254
+ --debug_cycle_stop -1
255
+
256
+
257
+ ## Stats and Params
258
+ --dump_params 1
259
+ --dump_stats 1
260
+ --dump_trace 0
261
+
262
+ ####################################
263
+ --set_off_path_confirmed 1
264
+
265
+ --order_beyond_bus 1
266
+
267
+ --mem_ooo_stores 1
268
+ --mem_obey_store_dep 1
sssp-com-Youtube/fingerprint/run_11/PARAMS.out ADDED
@@ -0,0 +1,1102 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ --mode trace_bbv_distributed
2
+ --model cmp
3
+ --frontend memtrace
4
+ --sim_limit none
5
+ --memtrace_roi_begin 110000001
6
+ --memtrace_roi_end 120000000
7
+ --use_fetched_count 1
8
+ --dump_params 1
9
+ --dump_stats 1
10
+ --dump_trace 0
11
+ --trace_bbv_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.11
12
+ --trace_footprint_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.11
13
+ --segment_instr_count 10000000
14
+ --mlc_present 1
15
+ --mlc_size 2097000
16
+ --mlc_assoc 8
17
+ --mlc_cycles 16
18
+ --l1_size 3145728
19
+ --l1_assoc 16
20
+ --l1_line_size 64
21
+ --l1_cycles 36 // just a guess
22
+ --l1_banks 8
23
+ --l1_interleave_factor 64
24
+ --addr_translation random
25
+ --icache_size 32768
26
+ --icache_assoc 8
27
+ --icache_line_size 64
28
+ --uop_cache_enable 1
29
+ --uop_cache_width 8
30
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
31
+ --uop_cache_assoc 8
32
+ --iprf_on_uop_cache_hit 1
33
+ --dcache_size 49152
34
+ --dcache_assoc 12
35
+ --dcache_line_size 64
36
+ --dcache_cycles 5
37
+ --dcache_read_ports 1
38
+ --dcache_write_ports 1
39
+ --dcache_banks 8
40
+ --mem_ooo_stores 1
41
+ --mem_obey_store_dep 1
42
+ --mem_req_buffer_entries 32
43
+ --mem_priority_ifetch 0
44
+ --mem_priority_dfetch 1
45
+ --mem_priority_dstore 2
46
+ --mem_priority_iprf 3
47
+ --mem_priority_dprf 4
48
+ --mem_priority_wb 5
49
+ --mem_priority_wb_nodirty 5
50
+ --promote_to_higher_priority_mem_req_type 1
51
+ --mem_req_buffer_pref_watermark 4
52
+ --order_beyond_bus 1
53
+ --set_off_path_confirmed 1
54
+ --ramulator_standard DDR4
55
+ --ramulator_speed DDR4_2400R
56
+ --ramulator_org DDR4_8Gb_x8
57
+ --ramulator_channels 1
58
+ --ramulator_ranks 1
59
+ --ramulator_bankgroups 4
60
+ --ramulator_banks 4
61
+ --ramulator_chip_width 8
62
+ --bus_width_in_bytes 8
63
+ --ramulator_rows 65536
64
+ --ramulator_cols 1024
65
+ --ramulator_scheduling_policy FRFCFS_Cap
66
+ --ramulator_readq_entries 32
67
+ --ramulator_writeq_entries 32
68
+ --ramulator_record_cmd_trace FALSE
69
+ --ramulator_print_cmd_trace FALSE
70
+ --ramulator_tCK 833333
71
+ --ramulator_tCL 16
72
+ --ramulator_tCCD 6
73
+ --ramulator_tCCDS 4
74
+ --ramulator_tCCDL 6
75
+ --ramulator_tCWL 12
76
+ --ramulator_tBL 4
77
+ --ramulator_tWTR 9
78
+ --ramulator_tWTRS 3
79
+ --ramulator_tWTRL 9
80
+ --ramulator_tRP 16
81
+ --ramulator_tRPpb 16
82
+ --ramulator_tRPab 16
83
+ --ramulator_tRCD 16
84
+ --ramulator_tRCDR 16
85
+ --ramulator_tRCDW 16
86
+ --ramulator_tRAS 39
87
+ --dram_tech_in_nm 32
88
+ --chip_cycle_time 312500
89
+ --issue_width 6
90
+ --rs_fill_width 0
91
+ --node_table_size 512
92
+ --node_ret_width 8
93
+ --decode_width 6
94
+ --idq_size 144
95
+ --reg_renaming_scheme 1
96
+ --reg_table_integer_physical_size 280
97
+ --reg_table_vector_physical_size 332
98
+ --rs_sizes 97 70 19
99
+ --rs_connections b0100110011 b1000001100 b0011000000
100
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
101
+ --decode_cycles 5
102
+ --map_cycles 5
103
+ --fetch_off_path_ops 1
104
+ --stores_do_not_block_window 1
105
+ --prefs_do_not_block_window 1
106
+ --cbp_trace_r0 /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
107
+ --debug_cycle_start 0
108
+ --debug_cycle_stop -1
109
+ --debug_inst_start 0
110
+ --debug_inst_stop -1
111
+ --perfect_nt_btb 0 # deprecated, effectively always true.
112
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
113
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
114
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
115
+ --bp_mech tage64k
116
+ --btb_mech generic
117
+ --btb_entries 12288
118
+ --btb_assoc 4
119
+ --btb_off_path_writes 1
120
+ --btb_main_latency 3
121
+ --btb_l0_present 1
122
+ --btb_l0_entries 128
123
+ --btb_l0_assoc 4
124
+ --btb_l0_latency 1
125
+ --btb_l1_present 1
126
+ --btb_l1_entries 6144
127
+ --btb_l1_assoc 4
128
+ --btb_l1_latency 2
129
+ --enable_crs 1
130
+ --crs_entries 128
131
+ --crs_realistic 1
132
+ --enable_ibp 1 # Enable the indirect branch predictor
133
+ --ibtb_mech tc_tagged
134
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
135
+ --tc_entries 4096
136
+ --tc_assoc 4
137
+ --pref_stream_on 1
138
+ --stream_prefetch_n 4
139
+ --stream_start_dis 1
140
+ --stream_length 64
141
+ --stream_train_num 4
142
+ --stream_create_on_dc_miss 0
143
+ --stream_create_on_l1_miss 1
144
+ --pref_framework_on 1
145
+ --pref_ul1req_queue_overwrite_on_full 1
146
+ --pref_train_on_pref_misses 0
147
+ --pref_oracle_train_on 0
148
+ --pref_throttlefb_on 1
149
+ --pref_acc_thresh_1 0.75
150
+ --pref_acc_thresh_2 0.4
151
+ --pref_acc_thresh_3 0.4
152
+ --pref_update_interval 8192
153
+ --pref_timely_thresh 0.01
154
+ --pref_polpf_thresh 0.005
155
+ 1 1 1 1 1 1 1
156
+
157
+ --- Cut out everything below to use this file as PARAMS.in ---
158
+
159
+ Parameter status at compile time and values supplied on the command line:
160
+
161
+ SIM_MODE 0 trace_bbv_distributed
162
+ SIM_MODEL 0 cmp
163
+ FRONTEND FE_PIN_EXEC_DRIVEN memtrace
164
+ INST_LIMIT NULL
165
+ SIM_LIMIT "none" none
166
+ FORWARD_PROGRESS_LIMIT 100000000
167
+ FORWARD_PROGRESS_INTERVAL 10000
168
+ FAST_FORWARD 0
169
+ FAST_FORWARD_TRACE_INS 0
170
+ FAST_FORWARD_UNTIL_ADDR 0
171
+ MEMTRACE_ROI_BEGIN 0 110000001
172
+ MEMTRACE_ROI_END 0 120000000
173
+ FULL_WARMUP 0
174
+ WARMUP 0
175
+ HEARTBEAT_INTERVAL 1000000
176
+ NUM_HEARTBEATS 0
177
+ USE_FETCHED_COUNT FALSE 1
178
+ PERIODIC_DUMP FALSE
179
+ FILE_TAG ""
180
+ OUTPUT_DIR "."
181
+ STATUS_FILE NULL
182
+ BINDIR NULL
183
+ DUMP_PARAMS TRUE 1
184
+ DUMP_STATS TRUE 1
185
+ DUMP_TRACE FALSE 0
186
+ CLEAR_STATS "never"
187
+ STATS_TO_TRACE NULL
188
+ STAT_TRACE_FILE "stats.trace"
189
+ STAT_TRACE_INTERVAL "i:100000"
190
+ PIPEVIEW FALSE
191
+ PIPEVIEW_FILE "pipeview"
192
+ MEMVIEW FALSE
193
+ MEMVIEW_FILE "memview.out"
194
+ MEMVIEW_START "never"
195
+ INST_HASH_TABLE_SIZE 524288 const
196
+ STDOUT_FILE NULL
197
+ STDERR_FILE NULL
198
+ PIN_EXEC_DRIVEN_FE_SOCKET "./pin_exec_driven_fe_socket.temp"
199
+ PRINT_PID FALSE
200
+ USE_UNSURE_FREE_LISTS FALSE
201
+ OPTIMIZER2_MAX_NUM_SLAVES 64
202
+ OPTIMIZER2_PERFECT_MEMORYLESS FALSE
203
+ EXIT_COND 0
204
+ NUM_NOPS 0
205
+ NOPS_BB_START 0x5000000
206
+ IGNORE_BAR_FETCH FALSE
207
+ TRACE_BBV_OUTPUT NULL /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.11
208
+ TRACE_FOOTPRINT_OUTPUT "" /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.11
209
+ SEGMENT_INSTR_COUNT 0 10000000
210
+ ENABLE_SWPRF FALSE
211
+ MLC_PRESENT FALSE 1
212
+ MLC_SIZE (512 * 1024) 2097000
213
+ MLC_ASSOC 4 8
214
+ MLC_LINE_SIZE 64
215
+ MLC_CYCLES 12 16
216
+ PERFECT_MLC FALSE
217
+ MLC_READ_PORTS 1
218
+ MLC_WRITE_PORTS 1
219
+ MLC_BANKS 8
220
+ MLC_INTERLEAVE_FACTOR 64
221
+ MLC_CACHE_REPL_POLICY 0
222
+ MLC_WRITE_THROUGH FALSE
223
+ PREFETCH_UPDATE_LRU_MLC TRUE
224
+ FORCE_L1_MISS FALSE
225
+ L1_SIZE (4 * 1024 * 1024) 3145728
226
+ L1_ASSOC 8 16
227
+ L1_LINE_SIZE 64 64
228
+ L1_CYCLES 24 36 // just a guess
229
+ PERFECT_L1 FALSE
230
+ PRIVATE_L1 FALSE
231
+ L1_READ_PORTS 1
232
+ L1_WRITE_PORTS 1
233
+ L1_BANKS 8 8
234
+ L1_INTERLEAVE_FACTOR 64 64
235
+ L1_CACHE_REPL_POLICY 0
236
+ L1_WRITE_THROUGH FALSE
237
+ L1_IGNORE_WB FALSE
238
+ L1_USE_CORE_FREQ FALSE
239
+ MARK_L1_MISSES TRUE
240
+ PREFETCH_UPDATE_LRU_L1 TRUE
241
+ MEMORY_RANDOM_ADDR FALSE
242
+ VA_PAGE_SIZE_BYTES 4096
243
+ NUM_ADDR_NON_SIGN_EXTEND_BITS 48
244
+ ADDR_TRANSLATION 0 random
245
+ CONSTANT_MEMORY_LATENCY FALSE
246
+ MEMORY_CYCLES 100
247
+ STALL_MEM_REQS_ONLY FALSE
248
+ ICACHE_SIZE (64 * 1024) 32768
249
+ ICACHE_ASSOC 4 8
250
+ ICACHE_LINE_SIZE 64 64
251
+ PERFECT_ICACHE FALSE
252
+ ICACHE_READ_PORTS 1
253
+ ICACHE_WRITE_PORTS 1
254
+ ICACHE_BANKS 8
255
+ ICACHE_REPL 0
256
+ UOP_CACHE_ENABLE 1 1
257
+ UOP_CACHE_WIDTH 6 8
258
+ ALWAYS_LOOKUP_ICACHE 0
259
+ UOP_CACHE_INSERT_ONLY_ONPATH FALSE
260
+ UOP_CACHE_READ_PORTS 1
261
+ UOP_CACHE_LINES 384 512 # 8 x 512 = 4096 uops in total (~4K)
262
+ UOP_CACHE_ASSOC 8 8
263
+ UOP_CACHE_MAX_IMM_DISP_LINE 4
264
+ IPRF_ON_UOP_CACHE_HIT FALSE 1
265
+ UOP_CACHE_REPL 0
266
+ PRIORITY_LINE_STICKINESS_PERCENT 50
267
+ PW_PRIORITY_LIST_FILEPATH "pw_priority_list.csv"
268
+ NUM_PRIORITY_PWS 10
269
+ PRIORITIZE_PWS_AFTER_FIRST_STICKY_UNTIL_BACKEND_STALL FALSE
270
+ NO_REPL_AFTER_QUEUE_SIZE 0
271
+ FDIP_UC_SIZE 0
272
+ FDIP_UC_ASSOC 4
273
+ FDIP_UC_INSERT_REPLPOL 0
274
+ MAP_STAGE_CONSUME_FROM_ICACHE_AND_UOC_SAME_CYCLE TRUE
275
+ UOP_QUEUE_LENGTH 7
276
+ DCACHE_SIZE (64 * 1024) 49152
277
+ DCACHE_ASSOC 1 12
278
+ DCACHE_LINE_SIZE 64 64
279
+ DCACHE_CYCLES 2 5
280
+ PERFECT_DCACHE FALSE
281
+ DCACHE_READ_PORTS 8 1
282
+ DCACHE_WRITE_PORTS 1 1
283
+ DCACHE_BANKS 1 8
284
+ DCACHE_INTERLEAVE_FACTOR 4
285
+ DCACHE_REPL 0
286
+ DCACHE_REPL_PREF_THRESH 1
287
+ MEM_OOO_STORES TRUE 1
288
+ MEM_OBEY_STORE_DEP TRUE 1
289
+ PREF_INSERT_LRU FALSE
290
+ PREF_INSERT_MIDDLE FALSE
291
+ PREF_INSERT_LOWQTR FALSE
292
+ PREF_INSERT_DYNACC FALSE
293
+ MEM_REQ_BUFFER_ENTRIES 32 32
294
+ PRIVATE_MSHR_ON TRUE
295
+ MEM_PRIORITY_IFETCH 0 0
296
+ MEM_PRIORITY_DFETCH 0 1
297
+ MEM_PRIORITY_DSTORE 0 2
298
+ MEM_PRIORITY_IPRF 9 3
299
+ MEM_PRIORITY_UOCPRF 9
300
+ MEM_PRIORITY_FDIPPRFON 8
301
+ MEM_PRIORITY_FDIPPRFOFF 9
302
+ MEM_PRIORITY_DPRF 10 4
303
+ MEM_PRIORITY_WB 0 5
304
+ MEM_PRIORITY_WB_NODIRTY 0 5
305
+ PROMOTE_TO_HIGHER_PRIORITY_MEM_REQ_TYPE FALSE 1
306
+ MEM_REQ_BUFFER_PREF_WATERMARK 0 4
307
+ MEM_REQ_BUFFER_WB_VALVE 2
308
+ MEM_L1_FILL_QUEUE_ENTRIES 32
309
+ MEM_BUS_OUT_QUEUE_PARTITION_ENABLE FALSE
310
+ MEM_MEM_QUEUE_PARTITION_ENABLE FALSE
311
+ MEM_BUS_OUT_QUEUE_AS_FIFO TRUE
312
+ OLDEST_FIRST_TO_MEM_QUEUE TRUE
313
+ ROUND_ROBIN_TO_MEM_QUEUE FALSE
314
+ ONE_CORE_FIRST_TO_MEM_QUEUE FALSE
315
+ ONE_CORE_FIRST_TO_MEM_QUEUE_TH 0
316
+ L1_CYCLE_TIME 312500
317
+ MLCQ_TO_L1Q_TRANSFER_LATENCY 1
318
+ L1Q_TO_FSB_TRANSFER_LATENCY 1
319
+ PRIORITIZE_PREFETCHES_WITH_UNIQUE FALSE
320
+ KICKOUT_PREFETCHES FALSE
321
+ KICKOUT_LOOK_FOR_OLDEST_FIRST FALSE
322
+ KICKOUT_OLDEST_PREFETCH FALSE
323
+ KICKOUT_OLDEST_PREFETCH_WITHIN_BANK FALSE
324
+ ORDER_BEYOND_BUS FALSE 1
325
+ ALL_FIFO_QUEUES FALSE
326
+ QUEUE_MLC_SIZE 0
327
+ QUEUE_L1_SIZE 0
328
+ QUEUE_BUS_OUT_SIZE 0
329
+ QUEUE_CORE_FILL_SIZE 0
330
+ ALLOW_TYPE_MATCHES FALSE
331
+ STREAM_PREFETCH_ON FALSE
332
+ DC_PREF_CACHE_ENABLE FALSE
333
+ DC_PREF_CACHE_CYCLE 0
334
+ PREF_INSERT_DCACHE_IMM TRUE
335
+ DC_PREF_CACHE_SIZE (64 * 1024)
336
+ DC_PREF_CACHE_ASSOC 4
337
+ DC_PREF_ONLY_L1HIT FALSE
338
+ PREF_CACHE_USE_RDY_CYCLE FALSE
339
+ IC_PREF_CACHE_ENABLE FALSE
340
+ IC_PREF_CACHE_SIZE (64 * 1024)
341
+ IC_PREF_CACHE_ASSOC 4
342
+ L1_PREF_CACHE_ENABLE FALSE
343
+ L1_PREF_CACHE_SIZE (1024 * 1024)
344
+ L1_PREF_CACHE_ASSOC 8
345
+ SET_OFF_PATH_CONFIRMED FALSE 1
346
+ USE_CONFIRMED_OFF FALSE
347
+ PREFCACHE_MOVE_OFFPATH FALSE
348
+ CACHE_STAT_ENABLE FALSE
349
+ PREF_DCACHE_HIT_FILL_L1 TRUE
350
+ PREF_ICACHE_HIT_FILL_L1 TRUE
351
+ CRITICAL_ACCESS_PLOT_ENABLE FALSE
352
+ CRITICAL_ACCESS_PLOT_FILE "critical_access_plot.dat"
353
+ ROUND_ROBIN_TO_L1 FALSE
354
+ PREF_I_TOGETHER FALSE
355
+ ONE_MORE_CACHE_LINE_ENABLE FALSE
356
+ L1_STATIC_PARTITION_ENABLE 0
357
+ L1_STATIC_PARTITION NULL
358
+ L1_DYNAMIC_PARTITION_ENABLE FALSE
359
+ L1_DYNAMIC_PARTITION_POLICY 0
360
+ PARTITION_UMON_DSS_PREF_ENABLE FALSE
361
+ L1_CACHE_HIT_POSITION_COLLECT FALSE
362
+ L1_PART_ON FALSE
363
+ L1_PART_TRIGGER "c:1000000"
364
+ L1_PART_START "t:0"
365
+ L1_PART_WARMUP FALSE
366
+ L1_PART_SHADOW_WARMUP FALSE
367
+ L1_PART_METRIC 0
368
+ L1_PART_SEARCH 0
369
+ L1_PART_USE_STALLING TRUE
370
+ L1_PART_FILL_DELAY 0
371
+ L1_SHADOW_TAGS_MODULO 1
372
+ HIER_MSHR_ON FALSE
373
+ PERF_PRED_ENABLE FALSE
374
+ PERF_PRED_MECH PERF_PRED_CP
375
+ PERF_PRED_REQ_LATENCY_MECH PERF_PRED_REQ_LATENCY_MECH_REQ_LATENCY
376
+ PERF_PRED_COUNT_ALL FALSE
377
+ PERF_PRED_COUNT_INST_MISSES TRUE
378
+ PERF_PRED_COUNT_PREFETCHES FALSE
379
+ PERF_PRED_COUNT_OFFPATH_REQS FALSE
380
+ PERF_PRED_COUNT_BW_REQS TRUE
381
+ PERF_PRED_UPDATE_MEM_REQ_TYPE FALSE
382
+ PERF_PRED_SLACK_PERIOD_SIZE 32
383
+ PERF_PRED_REQS_FINISH_AT_FILL FALSE
384
+ PERF_PRED_MEM_UTIL_VIA_BUS_BW FALSE
385
+ PERF_PRED_CHIP_UTIL_VIA_MEM_STALL FALSE
386
+ DUMB_MODEL_AVG_REQ_DISTANCE 100
387
+ DUMB_MODEL_RANDOMIZE_DISTANCE FALSE
388
+ DUMB_MODEL_AVG_REQ_DISTANCE_PER_CORE NULL
389
+ DUMB_MODEL_AVG_ROW_HITS 1
390
+ DUMB_MODEL_AVG_ROW_HITS_PER_CORE NULL
391
+ DUMB_MODEL_MLP 1
392
+ DUMB_MODEL_MLP_PER_CORE NULL
393
+ RAMULATOR_STANDARD "DDR4" DDR4
394
+ RAMULATOR_SPEED "DDR4_2400R" DDR4_2400R
395
+ RAMULATOR_ORG "DDR4_8Gb_x8" DDR4_8Gb_x8
396
+ RAMULATOR_CHANNELS 1 1
397
+ RAMULATOR_RANKS 1 1
398
+ RAMULATOR_BANKGROUPS 4 4
399
+ RAMULATOR_BANKS 4 4
400
+ RAMULATOR_CHIP_WIDTH 8 8
401
+ BUS_WIDTH_IN_BYTES 8 8
402
+ RAMULATOR_ROWS 65536 65536
403
+ RAMULATOR_COLS 1024 1024
404
+ RAMULATOR_SCHEDULING_POLICY "FRFCFS_Cap" FRFCFS_Cap
405
+ RAMULATOR_READQ_ENTRIES 32 32
406
+ RAMULATOR_WRITEQ_ENTRIES 32 32
407
+ RAMULATOR_REC_CMD_TRACE "off" FALSE
408
+ RAMULATOR_PRINT_CMD_TRACE "off" FALSE
409
+ RAMULATOR_USE_REST_OF_ADDR_AS_ROW_ADDR "on"
410
+ RAMULATOR_TCK 833333 833333
411
+ RAMULATOR_TCL 16 16
412
+ RAMULATOR_TCCD 6 6
413
+ RAMULATOR_TCCDS 4 4
414
+ RAMULATOR_TCCDL 6 6
415
+ RAMULATOR_TCWL 12 12
416
+ RAMULATOR_TBL 4 4
417
+ RAMULATOR_TWTR 9 9
418
+ RAMULATOR_TWTRS 3 3
419
+ RAMULATOR_TWTRL 9 9
420
+ RAMULATOR_TRP 16 16
421
+ RAMULATOR_TRPpb 16 16
422
+ RAMULATOR_TRPab 16 16
423
+ RAMULATOR_TRCD 16 16
424
+ RAMULATOR_TRCDR 16 16
425
+ RAMULATOR_TRCDW 16 16
426
+ RAMULATOR_TRAS 39 39
427
+ DRAM_TECH_IN_NM 32 32
428
+ DVFS_ON FALSE
429
+ DVFS_METRIC DVFS_METRIC_NUM_ELEMS
430
+ DVFS_CONFIGS NULL
431
+ DVFS_CONFIG_FILE NULL
432
+ DVFS_START "t:0"
433
+ DVFS_PERIOD "t:312500000000"
434
+ DVFS_LOG TRUE
435
+ DVFS_INDIVIDUAL_CORES FALSE
436
+ DVFS_CHIP_LEVEL FALSE
437
+ DVFS_STATIC NULL
438
+ DVFS_FORCE_CONFIG NULL
439
+ DVFS_REPLAY_CONFIG_TRACE NULL
440
+ DVFS_USE_ORACLE FALSE
441
+ DVFS_USE_BW_SHARING FALSE
442
+ DVFS_USE_DRAM_SHARING FALSE
443
+ DVFS_USE_STALL_TIME FALSE
444
+ DVFS_DRAM_SHARING_SOLVER_BIN NULL
445
+ DVFS_DRAM_SHARING_SOLVER_STRICT TRUE
446
+ DVFS_BW_SHARING_BUS_UTIL_THRESH 0.95
447
+ DVFS_BW_SHARING_MAX_REQS 28.0
448
+ DVFS_BW_SHARING_MAX_RW_COST 0.25
449
+ DVFS_BW_SHARING_NO_PREF_STALL TRUE
450
+ DVFS_BW_SHARING_CRIT_STATS TRUE
451
+ DVFS_COUNT_L1_ACCESS_STALL FALSE
452
+ NUM_CORES 1
453
+ CHIP_CYCLE_TIME 312500 312500
454
+ CORE_0_CYCLE_TIME 312500
455
+ CORE_1_CYCLE_TIME 312500
456
+ CORE_2_CYCLE_TIME 312500
457
+ CORE_3_CYCLE_TIME 312500
458
+ CORE_4_CYCLE_TIME 312500
459
+ CORE_5_CYCLE_TIME 312500
460
+ CORE_6_CYCLE_TIME 312500
461
+ CORE_7_CYCLE_TIME 312500
462
+ CORE_8_CYCLE_TIME 312500
463
+ CORE_9_CYCLE_TIME 312500
464
+ CORE_10_CYCLE_TIME 312500
465
+ CORE_11_CYCLE_TIME 312500
466
+ CORE_12_CYCLE_TIME 312500
467
+ CORE_13_CYCLE_TIME 312500
468
+ CORE_14_CYCLE_TIME 312500
469
+ CORE_15_CYCLE_TIME 312500
470
+ CORE_16_CYCLE_TIME 312500
471
+ CORE_17_CYCLE_TIME 312500
472
+ CORE_18_CYCLE_TIME 312500
473
+ CORE_19_CYCLE_TIME 312500
474
+ CORE_20_CYCLE_TIME 312500
475
+ CORE_21_CYCLE_TIME 312500
476
+ CORE_22_CYCLE_TIME 312500
477
+ CORE_23_CYCLE_TIME 312500
478
+ CORE_24_CYCLE_TIME 312500
479
+ CORE_25_CYCLE_TIME 312500
480
+ CORE_26_CYCLE_TIME 312500
481
+ CORE_27_CYCLE_TIME 312500
482
+ CORE_28_CYCLE_TIME 312500
483
+ CORE_29_CYCLE_TIME 312500
484
+ CORE_30_CYCLE_TIME 312500
485
+ CORE_31_CYCLE_TIME 312500
486
+ CORE_32_CYCLE_TIME 312500
487
+ CORE_33_CYCLE_TIME 312500
488
+ CORE_34_CYCLE_TIME 312500
489
+ CORE_35_CYCLE_TIME 312500
490
+ CORE_36_CYCLE_TIME 312500
491
+ CORE_37_CYCLE_TIME 312500
492
+ CORE_38_CYCLE_TIME 312500
493
+ CORE_39_CYCLE_TIME 312500
494
+ CORE_40_CYCLE_TIME 312500
495
+ CORE_41_CYCLE_TIME 312500
496
+ CORE_42_CYCLE_TIME 312500
497
+ CORE_43_CYCLE_TIME 312500
498
+ CORE_44_CYCLE_TIME 312500
499
+ CORE_45_CYCLE_TIME 312500
500
+ CORE_46_CYCLE_TIME 312500
501
+ CORE_47_CYCLE_TIME 312500
502
+ CORE_48_CYCLE_TIME 312500
503
+ CORE_49_CYCLE_TIME 312500
504
+ CORE_50_CYCLE_TIME 312500
505
+ CORE_51_CYCLE_TIME 312500
506
+ CORE_52_CYCLE_TIME 312500
507
+ CORE_53_CYCLE_TIME 312500
508
+ CORE_54_CYCLE_TIME 312500
509
+ CORE_55_CYCLE_TIME 312500
510
+ CORE_56_CYCLE_TIME 312500
511
+ CORE_57_CYCLE_TIME 312500
512
+ CORE_58_CYCLE_TIME 312500
513
+ CORE_59_CYCLE_TIME 312500
514
+ CORE_60_CYCLE_TIME 312500
515
+ CORE_61_CYCLE_TIME 312500
516
+ CORE_62_CYCLE_TIME 312500
517
+ CORE_63_CYCLE_TIME 312500
518
+ TOPDOWN_FU_EXEC_FEW 0
519
+ ISSUE_WIDTH 4 6
520
+ RS_FILL_WIDTH 8 0
521
+ NODE_TABLE_SIZE 256 512
522
+ NODE_RET_WIDTH 4 8
523
+ NODE_RETIRE_RATE 10
524
+ DECODE_WIDTH 4 6
525
+ IDQ_SIZE 140 144
526
+ REG_RENAMING_SCHEME 0 1
527
+ REG_TABLE_INTEGER_PHYSICAL_SIZE 256 280
528
+ REG_TABLE_VECTOR_PHYSICAL_SIZE 256 332
529
+ REG_TABLE_INTEGER_VIRTUAL_SIZE 256
530
+ REG_TABLE_VECTOR_VIRTUAL_SIZE 256
531
+ REG_RENAMING_MOVE_ELIMINATE FALSE
532
+ NODE_ISSUE_QUEUE_DISPATCH_SCHEME 0
533
+ NODE_ISSUE_QUEUE_SCHEDULE_SCHEME 0
534
+ ISSUE_QUEUE_PARALLEL_PICK FALSE
535
+ RS_SIZES "256" 97 70 19
536
+ RS_CONNECTIONS "xF" b0100110011 b1000001100 b0011000000
537
+ FU_TYPES "0, 0, 0, 0" b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
538
+ LSQ_ENABLE TRUE
539
+ LOAD_QUEUE_ENTRY_NUM 128
540
+ STORE_QUEUE_ENTRY_NUM 72
541
+ DECODE_CYCLES 1 5
542
+ MAP_CYCLES 1 5
543
+ ICACHE_LATENCY 3
544
+ EXTRA_REDIRECT_CYCLES 0
545
+ EXTRA_RECOVERY_CYCLES 0
546
+ EXTRA_CALLSYS_CYCLES 20 const
547
+ DIE_ON_CALLSYS FALSE
548
+ DIE_ON_RET_STALL_THRESH 0
549
+ DIE_ON_RET_STALL_CORE 0
550
+ DIE_ON_MEM_BLOCK_THRESH 0
551
+ DIE_ON_MEM_BLOCK_CORE 0
552
+ ICACHE_FETCH_ACROSS_FETCH_TARGET TRUE
553
+ UOP_CACHE_FETCH_ACROSS_FETCH_TARGET TRUE
554
+ FETCH_OFF_PATH_OPS TRUE 1
555
+ WP_COLLECT_STATS TRUE
556
+ OP_INV_DELAY 1
557
+ OP_NOP_DELAY 1
558
+ OP_CF_DELAY 1
559
+ OP_MOV_DELAY 1
560
+ OP_CMOV_DELAY 1
561
+ OP_LDA_DELAY 1
562
+ OP_ILD_DELAY 1
563
+ OP_IST_DELAY 1
564
+ OP_IADD_DELAY 1
565
+ OP_IMUL_DELAY 3
566
+ OP_IDIV_DELAY -20
567
+ OP_ICMP_DELAY 1
568
+ OP_LOGIC_DELAY 1
569
+ OP_SHIFT_DELAY 1
570
+ OP_FLD_DELAY 1
571
+ OP_FST_DELAY 1
572
+ OP_FCVT_DELAY 3
573
+ OP_FADD_DELAY 3
574
+ OP_FMUL_DELAY 5
575
+ OP_FMA_DELAY 5
576
+ OP_FDIV_DELAY -20
577
+ OP_FCMP_DELAY 3
578
+ OP_FCMOV_DELAY 1
579
+ OP_GATHER_DELAY 12
580
+ OP_SCATTER_DELAY 18
581
+ OP_PIPELINED_FAST_DELAY 2
582
+ OP_PIPELINED_MEDIUM_DELAY 5
583
+ OP_PIPELINED_SLOW_DELAY 10
584
+ OP_NOTPIPELINED_MEDIUM_DELAY -5
585
+ OP_NOTPIPELINED_SLOW_DELAY -20
586
+ OP_NOTPIPELINED_VERY_SLOW_DELAY -100
587
+ UNIFORM_OP_DELAY 0
588
+ STALL_ON_WAIT_MEM TRUE
589
+ STORES_DO_NOT_BLOCK_WINDOW FALSE 1
590
+ PREFS_DO_NOT_BLOCK_WINDOW FALSE 1
591
+ OBEY_REG_DEP TRUE
592
+ TRACK_L1_MISS_DEPS FALSE
593
+ CBP_TRACE_R0 NULL /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
594
+ CBP_TRACE_R1 NULL
595
+ CBP_TRACE_R2 NULL
596
+ CBP_TRACE_R3 NULL
597
+ CBP_TRACE_R4 NULL
598
+ CBP_TRACE_R5 NULL
599
+ CBP_TRACE_R6 NULL
600
+ CBP_TRACE_R7 NULL
601
+ CBP_TRACE_R8 NULL
602
+ CBP_TRACE_R9 NULL
603
+ CBP_TRACE_R10 NULL
604
+ CBP_TRACE_R11 NULL
605
+ CBP_TRACE_R12 NULL
606
+ CBP_TRACE_R13 NULL
607
+ CBP_TRACE_R14 NULL
608
+ CBP_TRACE_R15 NULL
609
+ CBP_TRACE_R16 NULL
610
+ CBP_TRACE_R17 NULL
611
+ CBP_TRACE_R18 NULL
612
+ CBP_TRACE_R19 NULL
613
+ CBP_TRACE_R20 NULL
614
+ CBP_TRACE_R21 NULL
615
+ CBP_TRACE_R22 NULL
616
+ CBP_TRACE_R23 NULL
617
+ CBP_TRACE_R24 NULL
618
+ CBP_TRACE_R25 NULL
619
+ CBP_TRACE_R26 NULL
620
+ CBP_TRACE_R27 NULL
621
+ CBP_TRACE_R28 NULL
622
+ CBP_TRACE_R29 NULL
623
+ CBP_TRACE_R30 NULL
624
+ CBP_TRACE_R31 NULL
625
+ CBP_TRACE_R32 NULL
626
+ CBP_TRACE_R33 NULL
627
+ CBP_TRACE_R34 NULL
628
+ CBP_TRACE_R35 NULL
629
+ CBP_TRACE_R36 NULL
630
+ CBP_TRACE_R37 NULL
631
+ CBP_TRACE_R38 NULL
632
+ CBP_TRACE_R39 NULL
633
+ CBP_TRACE_R40 NULL
634
+ CBP_TRACE_R41 NULL
635
+ CBP_TRACE_R42 NULL
636
+ CBP_TRACE_R43 NULL
637
+ CBP_TRACE_R44 NULL
638
+ CBP_TRACE_R45 NULL
639
+ CBP_TRACE_R46 NULL
640
+ CBP_TRACE_R47 NULL
641
+ CBP_TRACE_R48 NULL
642
+ CBP_TRACE_R49 NULL
643
+ CBP_TRACE_R50 NULL
644
+ CBP_TRACE_R51 NULL
645
+ CBP_TRACE_R52 NULL
646
+ CBP_TRACE_R53 NULL
647
+ CBP_TRACE_R54 NULL
648
+ CBP_TRACE_R55 NULL
649
+ CBP_TRACE_R56 NULL
650
+ CBP_TRACE_R57 NULL
651
+ CBP_TRACE_R58 NULL
652
+ CBP_TRACE_R59 NULL
653
+ CBP_TRACE_R60 NULL
654
+ CBP_TRACE_R61 NULL
655
+ CBP_TRACE_R62 NULL
656
+ CBP_TRACE_R63 NULL
657
+ FE_FTQ_BLOCK_NUM 32
658
+ FE_FTQ_TAKEN_CFS_PER_CYCLE 2
659
+ FE_FTQ_FT_PER_CYCLE 1
660
+ DUMB_CORE_ON FALSE
661
+ DUMB_CORE 1
662
+ DCACHE_MISS_RATE 10
663
+ L1_MISS_RATE 10
664
+ TRACE_BUF_SIZE 0
665
+ PERFECT_CONFIDENCE FALSE
666
+ CONFIDENCE_ENABLE FALSE
667
+ CONFIDENCE_MECH 0
668
+ CONF_OFF_PATH_THRESHOLD 15
669
+ CONF_OFF_PATH_INC 5
670
+ CONF_BTB_MISS_BP_TAKEN FALSE
671
+ CONF_IPC_RATE_CONF FALSE
672
+ CONF_BTB_MISS_BP_TAKEN_THRESHOLD 0
673
+ CONF_BTB_MISS_RATE_CYCLES_THRESHOLD 1.0
674
+ CONF_IBTB_MISS_RATE_CYCLES_THRESHOLD 1.0
675
+ CONF_MISFETCH_RATE_CYCLES_THRESHOLD 1.0
676
+ CONF_MISPRED_RATE_CYCLES_THRESHOLD 1.0
677
+ CONF_BTB_MISS_SAMPLE_RATE 100000
678
+ CONF_IBTB_MISS_SAMPLE_RATE 100000
679
+ CONF_MISFETCH_SAMPLE_RATE 100000
680
+ CONF_MISPRED_SAMPLE_RATE 100000
681
+ CONF_IPC_SAMPLE_RATE 100000
682
+ CONF_BTB_MISS_RATE_WEIGHT 200
683
+ CONF_BTB_MISS_BP_TAKEN_CONF TRUE
684
+ CONF_IBTB_MISS_BP_TAKEN_CONF TRUE
685
+ CONF_BTB_MISS_RATE_CONF TRUE
686
+ CONF_IBTB_MISS_RATE_CONF TRUE
687
+ CONF_MISFETCH_RATE_CONF TRUE
688
+ CONF_MISPRED_RATE_CONF TRUE
689
+ CONF_INV_BP_CONF TRUE
690
+ CONF_PERFECT_BTB_MISS_CONF FALSE
691
+ CONF_PERFECT_IBTB_MISS_CONF FALSE
692
+ CONF_PERFECT_MISFETCH_CONF FALSE
693
+ CONF_PERFECT_MISPRED_CONF FALSE
694
+ CONF_LOG_DFE_TO_REC FALSE
695
+ CONF_LOG_PHASE_CYCLES FALSE
696
+ NUM_BPS 1
697
+ DFE0_TRIGGER_POLICY 0
698
+ DFE1_TRIGGER_POLICY 1
699
+ DFE2_TRIGGER_POLICY 1
700
+ DFE3_TRIGGER_POLICY 1
701
+ DFE4_TRIGGER_POLICY 1
702
+ DFE0_STOP_POLICY 0
703
+ DFE1_STOP_POLICY 1
704
+ DFE2_STOP_POLICY 1
705
+ DFE3_STOP_POLICY 1
706
+ DFE4_STOP_POLICY 1
707
+ LOOKAHEAD_BUF_SIZE 0
708
+ DEBUG_CYCLE_START 0 0
709
+ DEBUG_CYCLE_STOP 0 -1
710
+ DEBUG_TIME_START 0
711
+ DEBUG_TIME_STOP 0
712
+ DEBUG_INST_START 0 0
713
+ DEBUG_INST_STOP 0 -1
714
+ DEBUG_OP_START 0
715
+ DEBUG_OP_STOP 0
716
+ DEBUG_CACHE_LIB FALSE
717
+ DEBUG_HASH_LIB FALSE
718
+ DEBUG_LIST_LIB FALSE
719
+ DEBUG_PORT_LIB FALSE
720
+ DEBUG_BUS_LIB FALSE
721
+ DEBUG_OP_POOL FALSE
722
+ DEBUG_ORACLE FALSE
723
+ DEBUG_FRONTEND FALSE
724
+ DEBUG_ADDR_TRANS FALSE
725
+ DEBUG_BP FALSE
726
+ DEBUG_BP_DIR FALSE
727
+ DEBUG_BTB FALSE
728
+ DEBUG_CRS FALSE
729
+ DEBUG_MAP FALSE
730
+ DEBUG_MEMORY FALSE
731
+ DEBUG_REPLAY FALSE
732
+ DEBUG_FREQ FALSE
733
+ DEBUG_MODEL FALSE
734
+ DEBUG_THREAD FALSE
735
+ DEBUG_DECOUPLED_FE FALSE
736
+ DEBUG_CONF FALSE
737
+ DEBUG_ICACHE_STAGE FALSE
738
+ DEBUG_DECODE_STAGE FALSE
739
+ DEBUG_CPP_CACHE FALSE
740
+ DEBUG_UOP_CACHE FALSE
741
+ DEBUG_UOP_QUEUE_STAGE FALSE
742
+ DEBUG_IDQ_STAGE FALSE
743
+ DEBUG_MAP_STAGE FALSE
744
+ DEBUG_NODE_STAGE FALSE
745
+ DEBUG_EXEC_STAGE FALSE
746
+ DEBUG_DCACHE_STAGE FALSE
747
+ DEBUG_RETIRED_UOPS FALSE
748
+ DEBUG_EXC_INSERTS FALSE
749
+ DEBUG_BP_CONF FALSE
750
+ DEBUG_ONPATH_CONF FALSE
751
+ DEBUG_STREAM FALSE
752
+ DEBUG_STREAM_MEM FALSE
753
+ DEBUG_WAY FALSE
754
+ DEBUG_L2MARKV FALSE
755
+ DEBUG_L2L1PREF FALSE
756
+ DEBUG_PERF_PRED FALSE
757
+ DEBUG_POWER_UTILS FALSE
758
+ DEBUG_DVFS FALSE
759
+ DEBUG_TRACE_READ FALSE
760
+ DEBUG_INST_FIELDS FALSE
761
+ DEBUG_OP_FIELDS FALSE
762
+ DEBUG_PIN_EXEC_DRIVEN FALSE
763
+ DEBUG_CACHE_PART FALSE
764
+ DEBUG_OPTIMIZER2 FALSE
765
+ DEBUG_PREF FALSE
766
+ DEBUG_FDIP FALSE
767
+ DEBUG_EIP FALSE
768
+ DEBUG_DJOLT FALSE
769
+ DEBUG_FNLMMA FALSE
770
+ PERFECT_BP FALSE
771
+ PERFECT_BTB FALSE
772
+ PERFECT_IBP FALSE
773
+ PERFECT_CRS FALSE
774
+ PERFECT_CBR_BTB FALSE
775
+ PERFECT_NT_BTB FALSE 0 # deprecated, effectively always true.
776
+ CFS_PER_CYCLE 3 6 # Number of branches that can be predicted in a single cycle
777
+ UPDATE_BP_OFF_PATH FALSE 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
778
+ BP_UPDATE_AT_RETIRE FALSE 0 # Update the BP at retire. If false, update at the end of exec.
779
+ BP_MECH TAGE64K_BP tage64k
780
+ BP_MECH_L0 BIMODAL_BP
781
+ BP_L0_LATENCY 1
782
+ BP_MAIN_LATENCY 3
783
+ BIMODAL_ENTRIES (4 * 1024)
784
+ HIST_LENGTH 16
785
+ PHT_CTR_BITS 2 const
786
+ BHT_ENTRIES (4 * 1024)
787
+ BHT_ASSOC 4
788
+ HYBRIDS_INDEX_LENGTH 16
789
+ HYBRIDG_HIST_LENGTH 16
790
+ HYBRIDP_HIST_LENGTH 16
791
+ FILTER_INDEX_LENGTH 16
792
+ USE_FILTER FALSE
793
+ INF_HYBRIDGP FALSE
794
+ BP_HASH_TOS FALSE
795
+ IBTB_HASH_TOS FALSE
796
+ BTB_MECH GENERIC_BTB generic
797
+ BTB_ENTRIES 12288 12288
798
+ BTB_ASSOC 4 4
799
+ BTB_NUM_BRSLOT 1
800
+ BTB_BLOCK_SIZE 64
801
+ BTB_OFF_PATH_WRITES TRUE 1
802
+ BTB_MAIN_LATENCY 3 3
803
+ BTB_L0_PRESENT FALSE 1
804
+ BTB_L0_ENTRIES 128 128
805
+ BTB_L0_ASSOC 4 4
806
+ BTB_L0_LATENCY 1 1
807
+ BTB_L1_PRESENT FALSE 1
808
+ BTB_L1_ENTRIES 6144 6144
809
+ BTB_L1_ASSOC 4 4
810
+ BTB_L1_LATENCY 2 2
811
+ ENABLE_CRS TRUE 1
812
+ CRS_ENTRIES 32 128
813
+ CRS_REALISTIC 0 1
814
+ ENABLE_IBP TRUE 1 # Enable the indirect branch predictor
815
+ USE_PAT_HIST TRUE
816
+ IBTB_MECH 1 tc_tagged
817
+ IBTB_HIST_LENGTH 16
818
+ IBTB_OFF_PATH_WRITES TRUE 1 # Allow off path ops to update the ibtb.
819
+ TARGETS_IN_HIST 4
820
+ TC_ENTRIES (4 * 1024) 4096
821
+ TC_ASSOC 4 4
822
+ NUM_CORR_BRANCHES 3
823
+ SEL_HIST_BP_ENTRIES 8192
824
+ SEL_HIST_LENGTH 16
825
+ SEL_HIST_DYN_CNT_TH 16
826
+ SEL_HIST_MISPRED_TH 4
827
+ ENABLE_BP_CONF FALSE
828
+ CONF_MECH 0
829
+ PERF_BP_CONF_PRED FALSE
830
+ BPC_BITS 16
831
+ BPC_MECH 1
832
+ BPC_CTR_RESET TRUE
833
+ BPC_CIT_BITS 8
834
+ BPC_CIT_TH 50
835
+ BPC_CTR_BITS 3
836
+ OPC_COUNT_ZEROS FALSE
837
+ OPC_COUNT_THRESH 10
838
+ INF_LOOP FALSE
839
+ INF_LOOP_BUCKETS 811
840
+ LOOP_ENTRIES (4 * 1024)
841
+ LOOP_ASSOC 4
842
+ LOOP_COUNT_MAX 127
843
+ LOOP_REPEAT_MAX 15
844
+ KNOB_PRINT_BRINFO FALSE
845
+ BR_MISPRED_FILE NULL
846
+ SPEC_LEVEL 3
847
+ RANDOM_DETERMINISTIC TRUE
848
+ TAGESCL64KB_SC TRUE
849
+ TAGESCL64KB_LOOP TRUE
850
+ TAGESCL64KB_ALT TRUE
851
+ CONF_PERCEPTRON_TH 0
852
+ CONF_PERCEPTRON_CTR_BITS 8
853
+ CONF_PERCEPTRON_ENTRIES 127
854
+ CONF_PERCEPTRON_THRESH_OVRD 0
855
+ CONF_HIST_LENGTH 32
856
+ PERCEPTRON_CONF_USE_CONF FALSE
857
+ PERCEPTRON_CONF_TRAIN_HIS FALSE
858
+ PERCEPTRON_CONF_TRAIN_CONF FALSE
859
+ PERCEPTRON_CONF_TRAIN_OFFSET_CONF FALSE
860
+ PERCEPTRON_TRAIN_MISP_FACTOR 1
861
+ PERCEPTRON_TRAIN_CORR_FACTOR 1
862
+ PERCEPTRON_CONF_HIS_BOTH FALSE
863
+ PERCEPTRON_CONF_HIS_BOTH_LENGTH 4
864
+ MTAGE_REALISTIC_SC_40K FALSE
865
+ MTAGE_REALISTIC_SC_100K FALSE
866
+ H2P_TABLE_BUCKETS 16384
867
+ H2P_MIN_EXEC 5000
868
+ H2P_MIN_MISPRED 333
869
+ H2P_MISPRED_RATIO_PERMIL 10
870
+ H2P_TRACK_CBR TRUE
871
+ H2P_TRACK_REP TRUE
872
+ H2P_TRACK_CALL FALSE
873
+ H2P_TRACK_IBR FALSE
874
+ H2P_TRACK_ICALL FALSE
875
+ H2P_TRACK_RET FALSE
876
+ POWER_INTF_ON FALSE
877
+ POWER_INTF_ENABLE_SCALING FALSE
878
+ POWER_INTF_EXEC "power/power_intf.py"
879
+ POWER_INTF_REF_CHIP_TECH_NM 22
880
+ POWER_INTF_REF_CHIP_FREQ (3.2e9)
881
+ POWER_INTF_REF_MEMORY_FREQ (0.8e9)
882
+ POWER_OTHER (0.0)
883
+ PREF_STREAM_ON FALSE 1
884
+ PREF_STREAM_PER_CORE_ENABLE FALSE
885
+ STREAM_BUFFER_N 16
886
+ STREAM_PREFETCH_N 2 4
887
+ STREAM_START_DIS 5 1
888
+ STREAM_LENGTH 16 64
889
+ STREAM_FULL_N 1
890
+ STREAM_TRAIN_LENGTH 16
891
+ STREAM_TRAIN_NUM 1 4
892
+ PREF_ACC_USE_CACHE FALSE
893
+ STREAM_STALL_ON_QUEUE_FULL FALSE
894
+ PREF_SCHEDULE_NUM 4
895
+ TRAIN_FILTER_SIZE 32
896
+ PREF_REQ_Q_SIZE 64
897
+ STREAM_CREATE_ON_DC_MISS FALSE 0
898
+ STREAM_CREATE_ON_L1_MISS TRUE 1
899
+ STREAM_TRAIN_ON_WRONGPATH TRUE
900
+ STREAM_CREATE_ON_WRONGPATH TRUE
901
+ STREAM_PREF_INTO_DCACHE FALSE
902
+ REMOVE_REDUNDANT_STREAM FALSE
903
+ L2HIT_STREAM_SCHEDULE_NUM 4
904
+ PREF_REQ_QUEUE_FILTER_ON FALSE
905
+ HW_PREF_HIT_TRAIN_STREAM FALSE
906
+ L2HIT_STREAM_BUFFER_N 32
907
+ L2HIT_STREAM_PREFETCH_N 2
908
+ L2HIT_STREAM_START_DIS 2
909
+ L2HIT_STREAM_LENGTH 8
910
+ L2HIT_PREF_REQ_Q_SIZE 128
911
+ L2HIT_L2ACCESS_REQ_Q_SIZE 64
912
+ PREF_STREAM_ACCPERSTREAM FALSE
913
+ PREF_ACC_DISTANCE_10 128
914
+ PREF_FRAMEWORK_ON FALSE 1
915
+ PREF_TRACE_ON FALSE
916
+ PREF_UMLC_ON FALSE
917
+ PREF_UL1_ON TRUE
918
+ PREF_DL0REQ_QUEUE_SIZE 32
919
+ PREF_UMLC_REQ_QUEUE_SIZE 64
920
+ PREF_UL1REQ_QUEUE_SIZE 128
921
+ PREF_SHARED_QUEUES TRUE
922
+ PREF_DL0_MISS_ON TRUE
923
+ PREF_DL0_HIT_ON TRUE
924
+ PREF_DL0REQ_QUEUE_FILTER_ON TRUE
925
+ PREF_UMLC_REQ_QUEUE_FILTER_ON TRUE
926
+ PREF_UL1REQ_QUEUE_FILTER_ON TRUE
927
+ PREF_DL0REQ_ADD_FILTER_ON TRUE
928
+ PREF_UMLC_REQ_ADD_FILTER_ON TRUE
929
+ PREF_UL1REQ_ADD_FILTER_ON TRUE
930
+ PREF_DL0REQ_QUEUE_OVERWRITE_ON_FULL FALSE
931
+ PREF_UMLC_REQ_QUEUE_OVERWRITE_ON_FULL FALSE
932
+ PREF_UL1REQ_QUEUE_OVERWRITE_ON_FULL FALSE 1
933
+ PREF_DL0SCHEDULE_NUM 4
934
+ PREF_UMLC_SCHEDULE_NUM 4
935
+ PREF_UL1SCHEDULE_NUM 4
936
+ PREF_L1Q_DEMAND_RESERVE 0
937
+ PREF_REPORT_PREF_MATCH_AS_MISS FALSE
938
+ PREF_REPORT_PREF_MATCH_AS_HIT TRUE
939
+ PREF_UPDATE_ON_WRONGPATH TRUE
940
+ PREF_TRAIN_ON_PREF_MISSES FALSE 0
941
+ PREF_ORACLE_TRAIN_ON FALSE 0
942
+ PREF_REQ_DROP FALSE
943
+ PREF_THROTTLE_ON FALSE
944
+ PREF_THROTTLEFB_ON FALSE 1
945
+ PREF_ACC_THRESH_1 0.90 0.75
946
+ PREF_ACC_THRESH_2 0.70 0.4
947
+ PREF_ACC_THRESH_3 0.60 0.4
948
+ PREF_ACC_THRESH_4 0.40
949
+ PREF_UPDATE_INTERVAL 0 8192
950
+ PREF_ANALYZE_LOAD FALSE
951
+ PREF_POL_THRESH_1 0.25
952
+ PREF_POL_THRESH_2 0.10
953
+ PREF_POLBV_ON FALSE
954
+ PREF_POLBV_SIZE 1024
955
+ PREF_TIMELY_THRESH 0.05 0.01
956
+ PREF_POLPF_THRESH 0.01 0.005
957
+ PREF_DEGFB_USEONLYACC FALSE
958
+ PREF_DEGFB_USEONLYPOL FALSE
959
+ PREF_DEGFB_USEONLYLATE FALSE
960
+ PREF_TIMELY_THRESH_2 0.005
961
+ PREF_DEGFB_STATPHASEFILE FALSE
962
+ PREF_MAX_DEGFB 4
963
+ PREF_DHAL FALSE
964
+ PREF_DHAL_SENTTHRESH 16
965
+ PREF_DHAL_USETHRESH_MAX 12
966
+ PREF_DHAL_USETHRESH_MIN2 8
967
+ PREF_DHAL_USETHRESH_MIN1 4
968
+ PREF_DHAL_MAXDEG 64
969
+ PREF_HFILTER_ON FALSE
970
+ PREF_HFILTER_INDEX_BITS 12
971
+ PREF_HFILTER_USE_PC FALSE
972
+ PREF_HFILTER_PRED_USELESS_THRES 2
973
+ PREF_HFILTER_RESET_ENABLE FALSE
974
+ PREF_HFILTER_RESET_INTERVAL 100000
975
+ EIP_ENABLE 0
976
+ L1I_ENTANGLED_TABLE_INDEX_BITS 9
977
+ L1I_ENTANGLED_TABLE_WAYS 16
978
+ DJOLT_ENABLE 0
979
+ FNLMMA_ENABLE 0
980
+ FDIP_ENABLE 1
981
+ FDIP_ALWAYS_PREFETCH FALSE
982
+ PERFECT_FDIP FALSE
983
+ IPRF_MAX_FTQ_ENTRY_CYC 2
984
+ FDIP_BLOOM_FILTER FALSE
985
+ FDIP_BLOOM_ENTRIES 4000
986
+ FDIP_BLOOM2_ENTRIES 1000
987
+ FDIP_BLOOM4_ENTRIES 1000
988
+ FDIP_BLOOM_SIZE 16384
989
+ FDIP_BLOOM_HASHES 6
990
+ FDIP_BLOOM_CLEAR_UNUSEFUL_RATIO 0.95
991
+ FDIP_BLOOM_CLEAR_CYC_PERIOD 10000
992
+ FDIP_UTILITY_HASH_ENABLE 0
993
+ FDIP_UTILITY_PREF_POLICY 0
994
+ FDIP_ADJUSTABLE_FTQ 0
995
+ FDIP_ADJUSTABLE_FTQ_CYC 100000
996
+ UTILITY_RATIO_THRESHOLD 0.58
997
+ TIMELINESS_RATIO_THRESHOLD 0.82
998
+ FDIP_PREF_NO_LATENCY FALSE
999
+ UDP_USEFUL_THRESHOLD 0
1000
+ UDP_WEIGHT_USEFUL 4
1001
+ UDP_WEIGHT_UNUSEFUL 1
1002
+ UDP_WEIGHT_POSITIVE_SATURATION 2147483647
1003
+ FDIP_GHIST_HASHING FALSE
1004
+ FDIP_UTILITY_ONLY_TRAIN_OFF_PATH FALSE
1005
+ FDIP_GHIST_BITS 8
1006
+ UFTQ_MIN_FTQ_BLOCK_NUM 4
1007
+ UFTQ_MAX_FTQ_BLOCK_NUM 64
1008
+ FDIP_SENIORITY_FTQ_HOLD_CYC 30000
1009
+ FDIP_PERFECT_PREFETCH FALSE
1010
+ FDIP_FREEZE_AT_MEM_BUF_LIMIT TRUE
1011
+ FDIP_DUAL_PATH_PREF_IC_ENABLE FALSE
1012
+ FDIP_DUAL_PATH_PREF_UOC_ENABLE FALSE
1013
+ TOP_MISPRED_BR_FILEPATH "br_resteer_coverage.csv"
1014
+ TOP_MISPRED_BR_RESTEER_COVERAGE 0
1015
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_ENABLE FALSE
1016
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_MISPRED_THRESHOLD 1
1017
+ FDIP_PRINT_CL_INFO FALSE
1018
+ BRANCH_MISPREDICTION_TABLE_SIZE 0
1019
+ UOC_PREF FALSE
1020
+ UOC_ORACLE_PREF FALSE
1021
+ UOC_ZERO_LATENCY_PREF FALSE
1022
+ L2L1PREF_ON FALSE
1023
+ L2WAY_PREF FALSE
1024
+ L2MARKV_PREF_ON FALSE
1025
+ L2NEXT_PREF_ON FALSE
1026
+ L2HIT_STREAM_PREF_ON FALSE
1027
+ L2L1_DC_HIT_TRAIN FALSE
1028
+ L1_HIT_DUMP_FILE_ON FALSE
1029
+ L1_HIT_DUMP_WO_TXT FALSE
1030
+ L1_HIT_DUMPFILE "l1hit_dump.out"
1031
+ IDEAL_L2_L1_PREFETCHER FALSE
1032
+ IDEAL_L2_ICACHE_PREFETCHER FALSE
1033
+ L1WAY_PREF_SEND_QUEUE 4
1034
+ L1PREF_REQ_QUEUE_SIZE 1024
1035
+ L1PREF_IMMEDIATE FALSE
1036
+ L1WAY_PREF_TIMER_DIS 1000
1037
+ L1MARKV_PREF_SEND_QUEUE 4
1038
+ L1PREF_MARKV_REQ_QUEUE_SIZE 1024
1039
+ MARKV_L2ACCESS_REQ_Q_SIZE 64
1040
+ L1MARKV_PREF_IMMEDIATE FALSE
1041
+ L1MARKV_PREF_TIMER_DIS 1
1042
+ L2L1_HIT_TRAIN TRUE
1043
+ L1MARKV_REQ_TH 1
1044
+ L2L1_IMMEDIATE_PREF_CACHE FALSE
1045
+ L2L1_FILL_PREF_CACHE FALSE
1046
+ L2L1_L2_HIT_STAT FALSE
1047
+ PREF_GHB_ON FALSE
1048
+ DEBUG_PREF_GHB FALSE
1049
+ PREF_GHB_BUFFER_N 1024
1050
+ PREF_GHB_INDEX_N 128
1051
+ PREF_GHB_CZONE_BITS 12
1052
+ PREF_GHB_DEGREE 16
1053
+ PREF_GHB_MAX_DEGREE 32
1054
+ PREF_STRIDE_ON FALSE
1055
+ DEBUG_PREF_STRIDE FALSE
1056
+ PREF_STRIDE_TABLE_N 1024
1057
+ PREF_STRIDE_REGION_BITS 16
1058
+ PREF_STRIDE_DEGREE 4
1059
+ PREF_STRIDE_DISTANCE 16
1060
+ PREF_STRIDE_STARTDISTANCE 1
1061
+ PREF_STRIDE_SINGLE_THRESH 6
1062
+ PREF_STRIDE_MULTI_THRESH 6
1063
+ PREF_STRIDE_SINGLE_STRIDE_MODE FALSE
1064
+ PREF_STRIDEPC_ON FALSE
1065
+ DEBUG_PREF_STRIDEPC FALSE
1066
+ PREF_STRIDEPC_TABLE_N 1024
1067
+ PREF_STRIDEPC_DEGREE 4
1068
+ PREF_STRIDEPC_DISTANCE 16
1069
+ PREF_STRIDEPC_USELOADADDR FALSE
1070
+ PREF_STRIDEPC_TRAINNUM 2
1071
+ PREF_STRIDEPC_STARTDIS 4
1072
+ PREF_PHASE_ON FALSE
1073
+ PREF_PHASE_STUDY FALSE
1074
+ DEBUG_PREF_PHASE FALSE
1075
+ PREF_PHASE_PRIME_HASH 16381
1076
+ PREF_PHASE_INFOSIZE 16384
1077
+ PREF_PHASE_LOG2REGIONSIZE 12
1078
+ PREF_PHASE_REGIONENTRIES 64
1079
+ PREF_PHASE_TRACKEDREGIONS 32
1080
+ PREF_PHASE_INTERVAL 100000
1081
+ PREF_PHASE_TABLE_SIZE 64
1082
+ PREF_PHASE_MAXDIFF_THRESH 64
1083
+ PREF_PHASE_MIN_MISSES 64
1084
+ PREF_PHASE_MISSPER 0.4
1085
+ PREF_2DC_ON FALSE
1086
+ DEBUG_PREF_2DC FALSE
1087
+ PREF_2DC_CACHE_SIZE (1 * 1024)
1088
+ PREF_2DC_CACHE_ASSOC 4
1089
+ PREF_2DC_CACHE_LINE_SIZE 1
1090
+ PREF_2DC_DEGREE 16
1091
+ PREF_2DC_ZONE_SHIFT 10
1092
+ PREF_2DC_TAG_SIZE 16
1093
+ PREF_2DC_NUM_REGIONS 64
1094
+ PREF_2DC_REGION_HASH 61
1095
+ PREF_MARKOV_ON FALSE
1096
+ DEBUG_PREF_MARKOV FALSE
1097
+ PREF_MARKOV_NUM_ENTRIES 65536
1098
+ PREF_MARKOV_NUM_NEXT_STATES 8
1099
+ PREF_MARKOV_SEND_ON_PREF_HIT TRUE
1100
+ PREF_MARKOV_UPDATE_ON_PREF_HIT TRUE
1101
+ PREF_MARKOV_TABLE_UPDATE_POLICY 0
1102
+ PREF_MARKOV_SEND_THRESHOLD 0
sssp-com-Youtube/fingerprint/run_11/sim.log ADDED
@@ -0,0 +1,94 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ [0]: ad: 0x7ffff3d9b7f6, op: 427
2
+ [0]: ad: 0x7ffff3d9b7fa, op: 109
3
+ [0]: ad: 0x7ffff3d9b7ff, op: 315
4
+ new bb detected: 1
5
+ [1]: ad: 0x7ffff3d9b801, op: 427
6
+ [1]: ad: 0x7ffff3d9b805, op: 465
7
+ [1]: ad: 0x7ffff3d9b808, op: 427
8
+ [1]: ad: 0x7ffff3d9b80c, op: 8
9
+ [1]: ad: 0x7ffff3d9b80f, op: 109
10
+ [1]: ad: 0x7ffff3d9b813, op: 315
11
+ new bb detected: 2
12
+ [2]: ad: 0x7ffff3d9b7e8, op: 8
13
+ [2]: ad: 0x7ffff3d9b7ec, op: 109
14
+ [2]: ad: 0x7ffff3d9b7f0, op: 330
15
+ new bb detected: 3
16
+ [3]: ad: 0x7ffff3d9b7f2, op: 427
17
+ [3]: ad: 0x7ffff3d9b7f6, op: 427
18
+ [3]: ad: 0x7ffff3d9b7fa, op: 109
19
+ [3]: ad: 0x7ffff3d9b7ff, op: 315
20
+ new bb detected: 4
21
+ [4]: ad: 0x7ffff3d9b870, op: 427
22
+ [4]: ad: 0x7ffff3d9b873, op: 388
23
+ [4]: ad: 0x7ffff3d9b876, op: 427
24
+ [4]: ad: 0x7ffff3d9b879, op: 8
25
+ [4]: ad: 0x7ffff3d9b87d, op: 427
26
+ [4]: ad: 0x7ffff3d9b880, op: 427
27
+ [4]: ad: 0x7ffff3d9b883, op: 109
28
+ [4]: ad: 0x7ffff3d9b887, op: 321
29
+ new bb detected: 5
30
+ [5]: ad: 0x7ffff3d9b7c1, op: 427
31
+ [5]: ad: 0x7ffff3d9b7c8, op: 427
32
+ [5]: ad: 0x7ffff3d9b7cc, op: 847
33
+ [5]: ad: 0x7ffff3d9b7cf, op: 330
34
+ new bb detected: 6
35
+ [6]: ad: 0x7ffff3d9b7d1, op: 427
36
+ [6]: ad: 0x7ffff3d9b7d6, op: 847
37
+ [6]: ad: 0x7ffff3d9b7d9, op: 315
38
+ new bb detected: 7
39
+ [7]: ad: 0x7ffff3d9b7db, op: 427
40
+ [7]: ad: 0x7ffff3d9b7de, op: 1723
41
+ [7]: ad: 0x7ffff3d9b7e0, op: 427
42
+ [7]: ad: 0x7ffff3d9b7e3, op: 316
43
+ new bb detected: 8
44
+ [8]: ad: 0x7ffff3d9b7b0, op: 388
45
+ [8]: ad: 0x7ffff3d9b7b3, op: 8
46
+ [8]: ad: 0x7ffff3d9b7b7, op: 109
47
+ [8]: ad: 0x7ffff3d9b7bb, op: 315
48
+ new bb detected: 9
49
+ Scarab gitrev: 7185dea
50
+ Warning: Scarab expects the trace file type to include OFFLINE_FILE_TYPE_ARCH_REGDEPS (0x20000), but got type: 0xe40
51
+ Scarab started at Fri Jul 17 21:31:52 2026
52
+
53
+ read from initialization: 0x7ffff3d9b7f6
54
+ advanceReader: ROI end reached (ordinal 120000002 > roi_end 120000000)
55
+ Reached end of trace (last_inst) pc=0x7ffff3d9b7cc
56
+ [6]: ad: 0x7ffff3d9b7c1, op: 427
57
+ [6]: ad: 0x7ffff3d9b7c8, op: 427
58
+ DUP bb detected at trace end
59
+ to be appened segment num 1
60
+ 10000000
61
+ 10000000
62
+ ====================================
63
+ TRACE_INST_TAKEN_NOT_CF:0
64
+ TRACE_INST_TAKEN_CF_BR:334967
65
+ TRACE_INST_TAKEN_CF_CBR:887901
66
+ TRACE_INST_TAKEN_CF_REP:0
67
+ TRACE_INST_TAKEN_CF_CALL:0
68
+ TRACE_INST_TAKEN_CF_IBR:0
69
+ TRACE_INST_TAKEN_CF_ICALL:0
70
+ TRACE_INST_TAKEN_CF_ICO:0
71
+ TRACE_INST_TAKEN_CF_RET:0
72
+ TRACE_INST_TAKEN_CF_SYS:0
73
+ ====================================
74
+ identity within this segment
75
+ 2 bbs with same first pc
76
+ [6]: size 4, freq 442502
77
+ 7ffff3d9b7c1: 427, 0
78
+ 7ffff3d9b7c8: 427, 0
79
+ 7ffff3d9b7cc: 847, 0
80
+ 7ffff3d9b7cf: 330, 0
81
+ [6]: size 2, freq 1
82
+ 7ffff3d9b7c1: 427, 0
83
+ 7ffff3d9b7c8: 427, 0
84
+ 1 / 9
85
+ ========================================================
86
+ Number of blocks built : 9
87
+ Average size : 4.33 instructions
88
+ Number of blocks executed : 2221167
89
+ Average weighted size : 4.50 instructions
90
+ Number of total instructions : 10000000
91
+ Number of fetched instruction : 10000000
92
+ ========================================================
93
+ Scarab finished at Fri Jul 17 21:31:56 2026
94
+
sssp-com-Youtube/fingerprint/run_12/PARAMS.in ADDED
@@ -0,0 +1,268 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ # File : PARAMS.golden_cove
2
+ # Date : 02/27/25
3
+ # Description : Golden Cove Configuration
4
+ # Author : Surim Oh <[email protected]>
5
+ #
6
+ # Based on documentation found here:
7
+ # https://en.wikipedia.org/wiki/Golden_Cove
8
+ # https://en.wikichip.org/wiki/intel/microarchitectures/golden_cove
9
+ # https://www.anandtech.com/show/16881/a-deep-dive-into-intels-alder-lake-microarchitectures/3
10
+
11
+ ## Simulation Parameters
12
+ --mode full
13
+ --model cmp
14
+ --sim_limit none
15
+
16
+ ## Core Parameters
17
+
18
+ # Femptoseconds, 3.2GHz, used for energy estimates.
19
+ --chip_cycle_time 312500
20
+
21
+
22
+ ### Fetch Stage
23
+ --fetch_off_path_ops 1
24
+
25
+ #### ICache
26
+ --icache_size 32768
27
+ --icache_assoc 8
28
+ --icache_line_size 64
29
+
30
+ ### Uop Cache
31
+ # inclusive w/ L1i
32
+ --uop_cache_enable 1
33
+ --uop_cache_width 8
34
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
35
+ --uop_cache_assoc 8
36
+ --iprf_on_uop_cache_hit 1
37
+
38
+ ### Branch Predictor
39
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
40
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
41
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
42
+ --bp_mech tage64k
43
+
44
+
45
+ #### BTB
46
+
47
+ # TODO
48
+ # multi-level BTB
49
+ # 128 entry L0 BTB
50
+ # 6144 entry L1 BTB
51
+ # 12888 entry L2 BTB
52
+ # ~2 entry Return Stack
53
+ # roughly 2x8192 for now
54
+ # BTB model to use.
55
+ --btb_mech generic
56
+ --btb_entries 12288
57
+ --btb_assoc 4
58
+ --btb_main_latency 3
59
+ --btb_l0_present 1
60
+ --btb_l0_entries 128
61
+ --btb_l0_assoc 4
62
+ --btb_l0_latency 1
63
+ --btb_l1_present 1
64
+ --btb_l1_entries 6144
65
+ --btb_l1_assoc 4
66
+ --btb_l1_latency 2
67
+
68
+ # Allow the BTB to be updated by off path ops.
69
+ --btb_off_path_writes 1
70
+
71
+ # NT branches are not inserted in BTB, but do not trigger resteer
72
+ # since we continue without a control flow change
73
+ --perfect_nt_btb 0 # deprecated, effectively always true.
74
+
75
+ #### CRS
76
+
77
+ # Enable return stack
78
+ --enable_crs 1
79
+ --crs_entries 128
80
+ --crs_realistic 1
81
+
82
+ ### iBP
83
+ --enable_ibp 1 # Enable the indirect branch predictor
84
+ --ibtb_mech tc_tagged
85
+ # iBTB Model. tc_tagless, tc_tagged, tc_hybrid.
86
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
87
+ --tc_entries 4096
88
+ --tc_assoc 4
89
+
90
+ ### Decode Stage
91
+ --decode_width 6
92
+ --decode_cycles 5
93
+
94
+ ### Instruction Decode Queue
95
+ --idq_size 144
96
+
97
+ ### Map Stage
98
+ --map_cycles 5
99
+
100
+ # register renaming table
101
+ --reg_renaming_scheme 1
102
+ --reg_table_integer_physical_size 280
103
+ --reg_table_vector_physical_size 332
104
+
105
+ ### Issue Stage
106
+
107
+ # Max number of instructions to be renamed, and issued per cycle.
108
+ --issue_width 6
109
+
110
+ --rs_fill_width 0
111
+ # rs_sizes ~205 in total, and they are split into three different reservation stations (RS1, RS2, RS3) where each has 97, 70, 38 entries respectively
112
+ # original architecture
113
+ # RS1 connected to port 0,1,5,6,10
114
+ # RS2 connected to port 2,3,11
115
+ # RS3 connected to port 7,8,4,9
116
+ # scarab does not split ST AGU port and ST port, merge them
117
+ # adjusted architecture to scarab ST AGU (port 4 and 9 removed. rs_size reduced to 186 from 205)
118
+ # RS1 connected to port 0,1,4,5,8
119
+ # RS2 connected to port 2,3,9
120
+ # RS3 connected to port 6,7 (port 4,9 removed, entries reduced to 19 from 38)
121
+ --rs_sizes 97 70 19
122
+ --rs_connections b0100110011 b1000001100 b0011000000
123
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
124
+
125
+ ### Exec Stage
126
+
127
+ ### DCache
128
+ --dcache_size 49152
129
+ --dcache_read_ports 1
130
+ --dcache_write_ports 1
131
+ --dcache_banks 8
132
+ --dcache_assoc 12
133
+ --dcache_line_size 64
134
+ --dcache_cycles 5
135
+
136
+ ### Reorder/Retire Stage
137
+
138
+ # Max number of instructions to be retired per cycle.
139
+ --node_ret_width 8
140
+ --node_table_size 512
141
+
142
+ # Do not keep stores in RSVs on cache misses; TODO: confirm what this knob does
143
+ --stores_do_not_block_window 1
144
+
145
+ # TODO: confirm what this knob does
146
+ --prefs_do_not_block_window 1
147
+
148
+
149
+ ## Uncore
150
+
151
+ ### Mid-level cache
152
+
153
+ # Enable use of a midlevel cache between i/d and L1
154
+ # client 1.25 MiB (1310720 bytes) per core, 8-way, 15 cycles
155
+ # server 2 MiB (2097000 bytes) per core, 8-way, 16 cycles
156
+ --mlc_present 1
157
+ --mlc_size 2097000
158
+ --mlc_assoc 8
159
+ --mlc_cycles 16
160
+
161
+
162
+ ### LLC
163
+ # 3 MiB per core, 16-way
164
+ --l1_size 3145728
165
+ --l1_banks 8
166
+ --l1_cycles 36 // just a guess
167
+ --l1_assoc 16
168
+ --l1_line_size 64
169
+ --l1_interleave_factor 64
170
+
171
+
172
+ ### prefetcher
173
+ # Kept same as Kaby Lake
174
+ --pref_framework_on 1
175
+ --pref_stream_on 1
176
+ --pref_train_on_pref_misses 0
177
+ --pref_oracle_train 0
178
+ --pref_ul1req_queue_overwrite_on_full 1
179
+
180
+ --stream_length 64
181
+ --stream_prefetch_n 4
182
+ --stream_start_dis 1
183
+ --stream_train_num 4
184
+ --stream_create_on_dc_miss 0
185
+ --stream_create_on_l1_miss 1
186
+
187
+ --pref_throttlefb_on=1
188
+ --pref_acc_thresh_1=0.75
189
+ --pref_acc_thresh_2=0.4
190
+ --pref_acc_thresh_3=0.4
191
+ --pref_timely_thresh=0.01
192
+ --pref_polpf_thresh=0.005
193
+ --pref_update_interval=8192
194
+
195
+ --mem_req_buffer_pref_watermark 4
196
+ --promote_to_higher_priority_mem_req_type 1
197
+
198
+ ### Memory
199
+ # Kept same as Kaby Lake
200
+ --addr_translation random
201
+
202
+ --mem_priority_ifetch 0
203
+ --mem_priority_dfetch 1
204
+ --mem_priority_dstore 2
205
+ --mem_priority_iprf 3
206
+ --mem_priority_dprf 4
207
+ --mem_priority_wb 5
208
+ --mem_priority_wb_nodirty 5
209
+
210
+ --mem_req_buffer_entries 32
211
+ --bus_width_in_bytes 8
212
+
213
+ --ramulator_standard DDR4
214
+ --ramulator_speed DDR4_2400R
215
+ --ramulator_org DDR4_8Gb_x8
216
+ --ramulator_channels 1
217
+ --ramulator_ranks 1
218
+ --ramulator_bankgroups 4
219
+ --ramulator_banks 4
220
+ --ramulator_chip_width 8
221
+ --ramulator_rows 65536
222
+ --ramulator_cols 1024
223
+ --ramulator_scheduling_policy FRFCFS_Cap
224
+ --ramulator_readq_entries 32
225
+ --ramulator_writeq_entries 32
226
+ --ramulator_record_cmd_trace FALSE
227
+ --ramulator_print_cmd_trace FALSE
228
+ --ramulator_tCK 833333
229
+ --ramulator_tCL 16
230
+ --ramulator_tCCD 6
231
+ --ramulator_tCCDS 4
232
+ --ramulator_tCCDL 6
233
+ --ramulator_tCWL 12
234
+ --ramulator_tBL 4
235
+ --ramulator_tWTR 9
236
+ --ramulator_tWTRS 3
237
+ --ramulator_tWTRL 9
238
+ --ramulator_tRP 16
239
+ --ramulator_tRPpb 16
240
+ --ramulator_tRPab 16
241
+ --ramulator_tRCD 16
242
+ --ramulator_tRCDR 16
243
+ --ramulator_tRCDW 16
244
+ --ramulator_tRAS 39
245
+ --dram_tech_in_nm 32
246
+
247
+ ## Other
248
+
249
+
250
+ ### Debug
251
+ --debug_inst_start 0
252
+ --debug_inst_stop -1
253
+ --debug_cycle_start 0
254
+ --debug_cycle_stop -1
255
+
256
+
257
+ ## Stats and Params
258
+ --dump_params 1
259
+ --dump_stats 1
260
+ --dump_trace 0
261
+
262
+ ####################################
263
+ --set_off_path_confirmed 1
264
+
265
+ --order_beyond_bus 1
266
+
267
+ --mem_ooo_stores 1
268
+ --mem_obey_store_dep 1
sssp-com-Youtube/fingerprint/run_12/PARAMS.out ADDED
@@ -0,0 +1,1102 @@
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1
+ --mode trace_bbv_distributed
2
+ --model cmp
3
+ --frontend memtrace
4
+ --sim_limit none
5
+ --memtrace_roi_begin 120000001
6
+ --memtrace_roi_end 130000000
7
+ --use_fetched_count 1
8
+ --dump_params 1
9
+ --dump_stats 1
10
+ --dump_trace 0
11
+ --trace_bbv_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.12
12
+ --trace_footprint_output /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.12
13
+ --segment_instr_count 10000000
14
+ --mlc_present 1
15
+ --mlc_size 2097000
16
+ --mlc_assoc 8
17
+ --mlc_cycles 16
18
+ --l1_size 3145728
19
+ --l1_assoc 16
20
+ --l1_line_size 64
21
+ --l1_cycles 36 // just a guess
22
+ --l1_banks 8
23
+ --l1_interleave_factor 64
24
+ --addr_translation random
25
+ --icache_size 32768
26
+ --icache_assoc 8
27
+ --icache_line_size 64
28
+ --uop_cache_enable 1
29
+ --uop_cache_width 8
30
+ --uop_cache_lines 512 # 8 x 512 = 4096 uops in total (~4K)
31
+ --uop_cache_assoc 8
32
+ --iprf_on_uop_cache_hit 1
33
+ --dcache_size 49152
34
+ --dcache_assoc 12
35
+ --dcache_line_size 64
36
+ --dcache_cycles 5
37
+ --dcache_read_ports 1
38
+ --dcache_write_ports 1
39
+ --dcache_banks 8
40
+ --mem_ooo_stores 1
41
+ --mem_obey_store_dep 1
42
+ --mem_req_buffer_entries 32
43
+ --mem_priority_ifetch 0
44
+ --mem_priority_dfetch 1
45
+ --mem_priority_dstore 2
46
+ --mem_priority_iprf 3
47
+ --mem_priority_dprf 4
48
+ --mem_priority_wb 5
49
+ --mem_priority_wb_nodirty 5
50
+ --promote_to_higher_priority_mem_req_type 1
51
+ --mem_req_buffer_pref_watermark 4
52
+ --order_beyond_bus 1
53
+ --set_off_path_confirmed 1
54
+ --ramulator_standard DDR4
55
+ --ramulator_speed DDR4_2400R
56
+ --ramulator_org DDR4_8Gb_x8
57
+ --ramulator_channels 1
58
+ --ramulator_ranks 1
59
+ --ramulator_bankgroups 4
60
+ --ramulator_banks 4
61
+ --ramulator_chip_width 8
62
+ --bus_width_in_bytes 8
63
+ --ramulator_rows 65536
64
+ --ramulator_cols 1024
65
+ --ramulator_scheduling_policy FRFCFS_Cap
66
+ --ramulator_readq_entries 32
67
+ --ramulator_writeq_entries 32
68
+ --ramulator_record_cmd_trace FALSE
69
+ --ramulator_print_cmd_trace FALSE
70
+ --ramulator_tCK 833333
71
+ --ramulator_tCL 16
72
+ --ramulator_tCCD 6
73
+ --ramulator_tCCDS 4
74
+ --ramulator_tCCDL 6
75
+ --ramulator_tCWL 12
76
+ --ramulator_tBL 4
77
+ --ramulator_tWTR 9
78
+ --ramulator_tWTRS 3
79
+ --ramulator_tWTRL 9
80
+ --ramulator_tRP 16
81
+ --ramulator_tRPpb 16
82
+ --ramulator_tRPab 16
83
+ --ramulator_tRCD 16
84
+ --ramulator_tRCDR 16
85
+ --ramulator_tRCDW 16
86
+ --ramulator_tRAS 39
87
+ --dram_tech_in_nm 32
88
+ --chip_cycle_time 312500
89
+ --issue_width 6
90
+ --rs_fill_width 0
91
+ --node_table_size 512
92
+ --node_ret_width 8
93
+ --decode_width 6
94
+ --idq_size 144
95
+ --reg_renaming_scheme 1
96
+ --reg_table_integer_physical_size 280
97
+ --reg_table_vector_physical_size 332
98
+ --rs_sizes 97 70 19
99
+ --rs_connections b0100110011 b1000001100 b0011000000
100
+ --fu_types b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
101
+ --decode_cycles 5
102
+ --map_cycles 5
103
+ --fetch_off_path_ops 1
104
+ --stores_do_not_block_window 1
105
+ --prefs_do_not_block_window 1
106
+ --cbp_trace_r0 /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
107
+ --debug_cycle_start 0
108
+ --debug_cycle_stop -1
109
+ --debug_inst_start 0
110
+ --debug_inst_stop -1
111
+ --perfect_nt_btb 0 # deprecated, effectively always true.
112
+ --cfs_per_cycle 6 # Number of branches that can be predicted in a single cycle
113
+ --update_bp_off_path 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
114
+ --bp_update_at_retire 0 # Update the BP at retire. If false, update at the end of exec.
115
+ --bp_mech tage64k
116
+ --btb_mech generic
117
+ --btb_entries 12288
118
+ --btb_assoc 4
119
+ --btb_off_path_writes 1
120
+ --btb_main_latency 3
121
+ --btb_l0_present 1
122
+ --btb_l0_entries 128
123
+ --btb_l0_assoc 4
124
+ --btb_l0_latency 1
125
+ --btb_l1_present 1
126
+ --btb_l1_entries 6144
127
+ --btb_l1_assoc 4
128
+ --btb_l1_latency 2
129
+ --enable_crs 1
130
+ --crs_entries 128
131
+ --crs_realistic 1
132
+ --enable_ibp 1 # Enable the indirect branch predictor
133
+ --ibtb_mech tc_tagged
134
+ --ibtb_off_path_writes 1 # Allow off path ops to update the ibtb.
135
+ --tc_entries 4096
136
+ --tc_assoc 4
137
+ --pref_stream_on 1
138
+ --stream_prefetch_n 4
139
+ --stream_start_dis 1
140
+ --stream_length 64
141
+ --stream_train_num 4
142
+ --stream_create_on_dc_miss 0
143
+ --stream_create_on_l1_miss 1
144
+ --pref_framework_on 1
145
+ --pref_ul1req_queue_overwrite_on_full 1
146
+ --pref_train_on_pref_misses 0
147
+ --pref_oracle_train_on 0
148
+ --pref_throttlefb_on 1
149
+ --pref_acc_thresh_1 0.75
150
+ --pref_acc_thresh_2 0.4
151
+ --pref_acc_thresh_3 0.4
152
+ --pref_update_interval 8192
153
+ --pref_timely_thresh 0.01
154
+ --pref_polpf_thresh 0.005
155
+ 1 1 1 1 1 1 1
156
+
157
+ --- Cut out everything below to use this file as PARAMS.in ---
158
+
159
+ Parameter status at compile time and values supplied on the command line:
160
+
161
+ SIM_MODE 0 trace_bbv_distributed
162
+ SIM_MODEL 0 cmp
163
+ FRONTEND FE_PIN_EXEC_DRIVEN memtrace
164
+ INST_LIMIT NULL
165
+ SIM_LIMIT "none" none
166
+ FORWARD_PROGRESS_LIMIT 100000000
167
+ FORWARD_PROGRESS_INTERVAL 10000
168
+ FAST_FORWARD 0
169
+ FAST_FORWARD_TRACE_INS 0
170
+ FAST_FORWARD_UNTIL_ADDR 0
171
+ MEMTRACE_ROI_BEGIN 0 120000001
172
+ MEMTRACE_ROI_END 0 130000000
173
+ FULL_WARMUP 0
174
+ WARMUP 0
175
+ HEARTBEAT_INTERVAL 1000000
176
+ NUM_HEARTBEATS 0
177
+ USE_FETCHED_COUNT FALSE 1
178
+ PERIODIC_DUMP FALSE
179
+ FILE_TAG ""
180
+ OUTPUT_DIR "."
181
+ STATUS_FILE NULL
182
+ BINDIR NULL
183
+ DUMP_PARAMS TRUE 1
184
+ DUMP_STATS TRUE 1
185
+ DUMP_TRACE FALSE 0
186
+ CLEAR_STATS "never"
187
+ STATS_TO_TRACE NULL
188
+ STAT_TRACE_FILE "stats.trace"
189
+ STAT_TRACE_INTERVAL "i:100000"
190
+ PIPEVIEW FALSE
191
+ PIPEVIEW_FILE "pipeview"
192
+ MEMVIEW FALSE
193
+ MEMVIEW_FILE "memview.out"
194
+ MEMVIEW_START "never"
195
+ INST_HASH_TABLE_SIZE 524288 const
196
+ STDOUT_FILE NULL
197
+ STDERR_FILE NULL
198
+ PIN_EXEC_DRIVEN_FE_SOCKET "./pin_exec_driven_fe_socket.temp"
199
+ PRINT_PID FALSE
200
+ USE_UNSURE_FREE_LISTS FALSE
201
+ OPTIMIZER2_MAX_NUM_SLAVES 64
202
+ OPTIMIZER2_PERFECT_MEMORYLESS FALSE
203
+ EXIT_COND 0
204
+ NUM_NOPS 0
205
+ NOPS_BB_START 0x5000000
206
+ IGNORE_BAR_FETCH FALSE
207
+ TRACE_BBV_OUTPUT NULL /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/pieces/segment.12
208
+ TRACE_FOOTPRINT_OUTPUT "" /dev/shm/baseline/traces/sssp-com-Youtube/fingerprint/footprint_pieces/segment.12
209
+ SEGMENT_INSTR_COUNT 0 10000000
210
+ ENABLE_SWPRF FALSE
211
+ MLC_PRESENT FALSE 1
212
+ MLC_SIZE (512 * 1024) 2097000
213
+ MLC_ASSOC 4 8
214
+ MLC_LINE_SIZE 64
215
+ MLC_CYCLES 12 16
216
+ PERFECT_MLC FALSE
217
+ MLC_READ_PORTS 1
218
+ MLC_WRITE_PORTS 1
219
+ MLC_BANKS 8
220
+ MLC_INTERLEAVE_FACTOR 64
221
+ MLC_CACHE_REPL_POLICY 0
222
+ MLC_WRITE_THROUGH FALSE
223
+ PREFETCH_UPDATE_LRU_MLC TRUE
224
+ FORCE_L1_MISS FALSE
225
+ L1_SIZE (4 * 1024 * 1024) 3145728
226
+ L1_ASSOC 8 16
227
+ L1_LINE_SIZE 64 64
228
+ L1_CYCLES 24 36 // just a guess
229
+ PERFECT_L1 FALSE
230
+ PRIVATE_L1 FALSE
231
+ L1_READ_PORTS 1
232
+ L1_WRITE_PORTS 1
233
+ L1_BANKS 8 8
234
+ L1_INTERLEAVE_FACTOR 64 64
235
+ L1_CACHE_REPL_POLICY 0
236
+ L1_WRITE_THROUGH FALSE
237
+ L1_IGNORE_WB FALSE
238
+ L1_USE_CORE_FREQ FALSE
239
+ MARK_L1_MISSES TRUE
240
+ PREFETCH_UPDATE_LRU_L1 TRUE
241
+ MEMORY_RANDOM_ADDR FALSE
242
+ VA_PAGE_SIZE_BYTES 4096
243
+ NUM_ADDR_NON_SIGN_EXTEND_BITS 48
244
+ ADDR_TRANSLATION 0 random
245
+ CONSTANT_MEMORY_LATENCY FALSE
246
+ MEMORY_CYCLES 100
247
+ STALL_MEM_REQS_ONLY FALSE
248
+ ICACHE_SIZE (64 * 1024) 32768
249
+ ICACHE_ASSOC 4 8
250
+ ICACHE_LINE_SIZE 64 64
251
+ PERFECT_ICACHE FALSE
252
+ ICACHE_READ_PORTS 1
253
+ ICACHE_WRITE_PORTS 1
254
+ ICACHE_BANKS 8
255
+ ICACHE_REPL 0
256
+ UOP_CACHE_ENABLE 1 1
257
+ UOP_CACHE_WIDTH 6 8
258
+ ALWAYS_LOOKUP_ICACHE 0
259
+ UOP_CACHE_INSERT_ONLY_ONPATH FALSE
260
+ UOP_CACHE_READ_PORTS 1
261
+ UOP_CACHE_LINES 384 512 # 8 x 512 = 4096 uops in total (~4K)
262
+ UOP_CACHE_ASSOC 8 8
263
+ UOP_CACHE_MAX_IMM_DISP_LINE 4
264
+ IPRF_ON_UOP_CACHE_HIT FALSE 1
265
+ UOP_CACHE_REPL 0
266
+ PRIORITY_LINE_STICKINESS_PERCENT 50
267
+ PW_PRIORITY_LIST_FILEPATH "pw_priority_list.csv"
268
+ NUM_PRIORITY_PWS 10
269
+ PRIORITIZE_PWS_AFTER_FIRST_STICKY_UNTIL_BACKEND_STALL FALSE
270
+ NO_REPL_AFTER_QUEUE_SIZE 0
271
+ FDIP_UC_SIZE 0
272
+ FDIP_UC_ASSOC 4
273
+ FDIP_UC_INSERT_REPLPOL 0
274
+ MAP_STAGE_CONSUME_FROM_ICACHE_AND_UOC_SAME_CYCLE TRUE
275
+ UOP_QUEUE_LENGTH 7
276
+ DCACHE_SIZE (64 * 1024) 49152
277
+ DCACHE_ASSOC 1 12
278
+ DCACHE_LINE_SIZE 64 64
279
+ DCACHE_CYCLES 2 5
280
+ PERFECT_DCACHE FALSE
281
+ DCACHE_READ_PORTS 8 1
282
+ DCACHE_WRITE_PORTS 1 1
283
+ DCACHE_BANKS 1 8
284
+ DCACHE_INTERLEAVE_FACTOR 4
285
+ DCACHE_REPL 0
286
+ DCACHE_REPL_PREF_THRESH 1
287
+ MEM_OOO_STORES TRUE 1
288
+ MEM_OBEY_STORE_DEP TRUE 1
289
+ PREF_INSERT_LRU FALSE
290
+ PREF_INSERT_MIDDLE FALSE
291
+ PREF_INSERT_LOWQTR FALSE
292
+ PREF_INSERT_DYNACC FALSE
293
+ MEM_REQ_BUFFER_ENTRIES 32 32
294
+ PRIVATE_MSHR_ON TRUE
295
+ MEM_PRIORITY_IFETCH 0 0
296
+ MEM_PRIORITY_DFETCH 0 1
297
+ MEM_PRIORITY_DSTORE 0 2
298
+ MEM_PRIORITY_IPRF 9 3
299
+ MEM_PRIORITY_UOCPRF 9
300
+ MEM_PRIORITY_FDIPPRFON 8
301
+ MEM_PRIORITY_FDIPPRFOFF 9
302
+ MEM_PRIORITY_DPRF 10 4
303
+ MEM_PRIORITY_WB 0 5
304
+ MEM_PRIORITY_WB_NODIRTY 0 5
305
+ PROMOTE_TO_HIGHER_PRIORITY_MEM_REQ_TYPE FALSE 1
306
+ MEM_REQ_BUFFER_PREF_WATERMARK 0 4
307
+ MEM_REQ_BUFFER_WB_VALVE 2
308
+ MEM_L1_FILL_QUEUE_ENTRIES 32
309
+ MEM_BUS_OUT_QUEUE_PARTITION_ENABLE FALSE
310
+ MEM_MEM_QUEUE_PARTITION_ENABLE FALSE
311
+ MEM_BUS_OUT_QUEUE_AS_FIFO TRUE
312
+ OLDEST_FIRST_TO_MEM_QUEUE TRUE
313
+ ROUND_ROBIN_TO_MEM_QUEUE FALSE
314
+ ONE_CORE_FIRST_TO_MEM_QUEUE FALSE
315
+ ONE_CORE_FIRST_TO_MEM_QUEUE_TH 0
316
+ L1_CYCLE_TIME 312500
317
+ MLCQ_TO_L1Q_TRANSFER_LATENCY 1
318
+ L1Q_TO_FSB_TRANSFER_LATENCY 1
319
+ PRIORITIZE_PREFETCHES_WITH_UNIQUE FALSE
320
+ KICKOUT_PREFETCHES FALSE
321
+ KICKOUT_LOOK_FOR_OLDEST_FIRST FALSE
322
+ KICKOUT_OLDEST_PREFETCH FALSE
323
+ KICKOUT_OLDEST_PREFETCH_WITHIN_BANK FALSE
324
+ ORDER_BEYOND_BUS FALSE 1
325
+ ALL_FIFO_QUEUES FALSE
326
+ QUEUE_MLC_SIZE 0
327
+ QUEUE_L1_SIZE 0
328
+ QUEUE_BUS_OUT_SIZE 0
329
+ QUEUE_CORE_FILL_SIZE 0
330
+ ALLOW_TYPE_MATCHES FALSE
331
+ STREAM_PREFETCH_ON FALSE
332
+ DC_PREF_CACHE_ENABLE FALSE
333
+ DC_PREF_CACHE_CYCLE 0
334
+ PREF_INSERT_DCACHE_IMM TRUE
335
+ DC_PREF_CACHE_SIZE (64 * 1024)
336
+ DC_PREF_CACHE_ASSOC 4
337
+ DC_PREF_ONLY_L1HIT FALSE
338
+ PREF_CACHE_USE_RDY_CYCLE FALSE
339
+ IC_PREF_CACHE_ENABLE FALSE
340
+ IC_PREF_CACHE_SIZE (64 * 1024)
341
+ IC_PREF_CACHE_ASSOC 4
342
+ L1_PREF_CACHE_ENABLE FALSE
343
+ L1_PREF_CACHE_SIZE (1024 * 1024)
344
+ L1_PREF_CACHE_ASSOC 8
345
+ SET_OFF_PATH_CONFIRMED FALSE 1
346
+ USE_CONFIRMED_OFF FALSE
347
+ PREFCACHE_MOVE_OFFPATH FALSE
348
+ CACHE_STAT_ENABLE FALSE
349
+ PREF_DCACHE_HIT_FILL_L1 TRUE
350
+ PREF_ICACHE_HIT_FILL_L1 TRUE
351
+ CRITICAL_ACCESS_PLOT_ENABLE FALSE
352
+ CRITICAL_ACCESS_PLOT_FILE "critical_access_plot.dat"
353
+ ROUND_ROBIN_TO_L1 FALSE
354
+ PREF_I_TOGETHER FALSE
355
+ ONE_MORE_CACHE_LINE_ENABLE FALSE
356
+ L1_STATIC_PARTITION_ENABLE 0
357
+ L1_STATIC_PARTITION NULL
358
+ L1_DYNAMIC_PARTITION_ENABLE FALSE
359
+ L1_DYNAMIC_PARTITION_POLICY 0
360
+ PARTITION_UMON_DSS_PREF_ENABLE FALSE
361
+ L1_CACHE_HIT_POSITION_COLLECT FALSE
362
+ L1_PART_ON FALSE
363
+ L1_PART_TRIGGER "c:1000000"
364
+ L1_PART_START "t:0"
365
+ L1_PART_WARMUP FALSE
366
+ L1_PART_SHADOW_WARMUP FALSE
367
+ L1_PART_METRIC 0
368
+ L1_PART_SEARCH 0
369
+ L1_PART_USE_STALLING TRUE
370
+ L1_PART_FILL_DELAY 0
371
+ L1_SHADOW_TAGS_MODULO 1
372
+ HIER_MSHR_ON FALSE
373
+ PERF_PRED_ENABLE FALSE
374
+ PERF_PRED_MECH PERF_PRED_CP
375
+ PERF_PRED_REQ_LATENCY_MECH PERF_PRED_REQ_LATENCY_MECH_REQ_LATENCY
376
+ PERF_PRED_COUNT_ALL FALSE
377
+ PERF_PRED_COUNT_INST_MISSES TRUE
378
+ PERF_PRED_COUNT_PREFETCHES FALSE
379
+ PERF_PRED_COUNT_OFFPATH_REQS FALSE
380
+ PERF_PRED_COUNT_BW_REQS TRUE
381
+ PERF_PRED_UPDATE_MEM_REQ_TYPE FALSE
382
+ PERF_PRED_SLACK_PERIOD_SIZE 32
383
+ PERF_PRED_REQS_FINISH_AT_FILL FALSE
384
+ PERF_PRED_MEM_UTIL_VIA_BUS_BW FALSE
385
+ PERF_PRED_CHIP_UTIL_VIA_MEM_STALL FALSE
386
+ DUMB_MODEL_AVG_REQ_DISTANCE 100
387
+ DUMB_MODEL_RANDOMIZE_DISTANCE FALSE
388
+ DUMB_MODEL_AVG_REQ_DISTANCE_PER_CORE NULL
389
+ DUMB_MODEL_AVG_ROW_HITS 1
390
+ DUMB_MODEL_AVG_ROW_HITS_PER_CORE NULL
391
+ DUMB_MODEL_MLP 1
392
+ DUMB_MODEL_MLP_PER_CORE NULL
393
+ RAMULATOR_STANDARD "DDR4" DDR4
394
+ RAMULATOR_SPEED "DDR4_2400R" DDR4_2400R
395
+ RAMULATOR_ORG "DDR4_8Gb_x8" DDR4_8Gb_x8
396
+ RAMULATOR_CHANNELS 1 1
397
+ RAMULATOR_RANKS 1 1
398
+ RAMULATOR_BANKGROUPS 4 4
399
+ RAMULATOR_BANKS 4 4
400
+ RAMULATOR_CHIP_WIDTH 8 8
401
+ BUS_WIDTH_IN_BYTES 8 8
402
+ RAMULATOR_ROWS 65536 65536
403
+ RAMULATOR_COLS 1024 1024
404
+ RAMULATOR_SCHEDULING_POLICY "FRFCFS_Cap" FRFCFS_Cap
405
+ RAMULATOR_READQ_ENTRIES 32 32
406
+ RAMULATOR_WRITEQ_ENTRIES 32 32
407
+ RAMULATOR_REC_CMD_TRACE "off" FALSE
408
+ RAMULATOR_PRINT_CMD_TRACE "off" FALSE
409
+ RAMULATOR_USE_REST_OF_ADDR_AS_ROW_ADDR "on"
410
+ RAMULATOR_TCK 833333 833333
411
+ RAMULATOR_TCL 16 16
412
+ RAMULATOR_TCCD 6 6
413
+ RAMULATOR_TCCDS 4 4
414
+ RAMULATOR_TCCDL 6 6
415
+ RAMULATOR_TCWL 12 12
416
+ RAMULATOR_TBL 4 4
417
+ RAMULATOR_TWTR 9 9
418
+ RAMULATOR_TWTRS 3 3
419
+ RAMULATOR_TWTRL 9 9
420
+ RAMULATOR_TRP 16 16
421
+ RAMULATOR_TRPpb 16 16
422
+ RAMULATOR_TRPab 16 16
423
+ RAMULATOR_TRCD 16 16
424
+ RAMULATOR_TRCDR 16 16
425
+ RAMULATOR_TRCDW 16 16
426
+ RAMULATOR_TRAS 39 39
427
+ DRAM_TECH_IN_NM 32 32
428
+ DVFS_ON FALSE
429
+ DVFS_METRIC DVFS_METRIC_NUM_ELEMS
430
+ DVFS_CONFIGS NULL
431
+ DVFS_CONFIG_FILE NULL
432
+ DVFS_START "t:0"
433
+ DVFS_PERIOD "t:312500000000"
434
+ DVFS_LOG TRUE
435
+ DVFS_INDIVIDUAL_CORES FALSE
436
+ DVFS_CHIP_LEVEL FALSE
437
+ DVFS_STATIC NULL
438
+ DVFS_FORCE_CONFIG NULL
439
+ DVFS_REPLAY_CONFIG_TRACE NULL
440
+ DVFS_USE_ORACLE FALSE
441
+ DVFS_USE_BW_SHARING FALSE
442
+ DVFS_USE_DRAM_SHARING FALSE
443
+ DVFS_USE_STALL_TIME FALSE
444
+ DVFS_DRAM_SHARING_SOLVER_BIN NULL
445
+ DVFS_DRAM_SHARING_SOLVER_STRICT TRUE
446
+ DVFS_BW_SHARING_BUS_UTIL_THRESH 0.95
447
+ DVFS_BW_SHARING_MAX_REQS 28.0
448
+ DVFS_BW_SHARING_MAX_RW_COST 0.25
449
+ DVFS_BW_SHARING_NO_PREF_STALL TRUE
450
+ DVFS_BW_SHARING_CRIT_STATS TRUE
451
+ DVFS_COUNT_L1_ACCESS_STALL FALSE
452
+ NUM_CORES 1
453
+ CHIP_CYCLE_TIME 312500 312500
454
+ CORE_0_CYCLE_TIME 312500
455
+ CORE_1_CYCLE_TIME 312500
456
+ CORE_2_CYCLE_TIME 312500
457
+ CORE_3_CYCLE_TIME 312500
458
+ CORE_4_CYCLE_TIME 312500
459
+ CORE_5_CYCLE_TIME 312500
460
+ CORE_6_CYCLE_TIME 312500
461
+ CORE_7_CYCLE_TIME 312500
462
+ CORE_8_CYCLE_TIME 312500
463
+ CORE_9_CYCLE_TIME 312500
464
+ CORE_10_CYCLE_TIME 312500
465
+ CORE_11_CYCLE_TIME 312500
466
+ CORE_12_CYCLE_TIME 312500
467
+ CORE_13_CYCLE_TIME 312500
468
+ CORE_14_CYCLE_TIME 312500
469
+ CORE_15_CYCLE_TIME 312500
470
+ CORE_16_CYCLE_TIME 312500
471
+ CORE_17_CYCLE_TIME 312500
472
+ CORE_18_CYCLE_TIME 312500
473
+ CORE_19_CYCLE_TIME 312500
474
+ CORE_20_CYCLE_TIME 312500
475
+ CORE_21_CYCLE_TIME 312500
476
+ CORE_22_CYCLE_TIME 312500
477
+ CORE_23_CYCLE_TIME 312500
478
+ CORE_24_CYCLE_TIME 312500
479
+ CORE_25_CYCLE_TIME 312500
480
+ CORE_26_CYCLE_TIME 312500
481
+ CORE_27_CYCLE_TIME 312500
482
+ CORE_28_CYCLE_TIME 312500
483
+ CORE_29_CYCLE_TIME 312500
484
+ CORE_30_CYCLE_TIME 312500
485
+ CORE_31_CYCLE_TIME 312500
486
+ CORE_32_CYCLE_TIME 312500
487
+ CORE_33_CYCLE_TIME 312500
488
+ CORE_34_CYCLE_TIME 312500
489
+ CORE_35_CYCLE_TIME 312500
490
+ CORE_36_CYCLE_TIME 312500
491
+ CORE_37_CYCLE_TIME 312500
492
+ CORE_38_CYCLE_TIME 312500
493
+ CORE_39_CYCLE_TIME 312500
494
+ CORE_40_CYCLE_TIME 312500
495
+ CORE_41_CYCLE_TIME 312500
496
+ CORE_42_CYCLE_TIME 312500
497
+ CORE_43_CYCLE_TIME 312500
498
+ CORE_44_CYCLE_TIME 312500
499
+ CORE_45_CYCLE_TIME 312500
500
+ CORE_46_CYCLE_TIME 312500
501
+ CORE_47_CYCLE_TIME 312500
502
+ CORE_48_CYCLE_TIME 312500
503
+ CORE_49_CYCLE_TIME 312500
504
+ CORE_50_CYCLE_TIME 312500
505
+ CORE_51_CYCLE_TIME 312500
506
+ CORE_52_CYCLE_TIME 312500
507
+ CORE_53_CYCLE_TIME 312500
508
+ CORE_54_CYCLE_TIME 312500
509
+ CORE_55_CYCLE_TIME 312500
510
+ CORE_56_CYCLE_TIME 312500
511
+ CORE_57_CYCLE_TIME 312500
512
+ CORE_58_CYCLE_TIME 312500
513
+ CORE_59_CYCLE_TIME 312500
514
+ CORE_60_CYCLE_TIME 312500
515
+ CORE_61_CYCLE_TIME 312500
516
+ CORE_62_CYCLE_TIME 312500
517
+ CORE_63_CYCLE_TIME 312500
518
+ TOPDOWN_FU_EXEC_FEW 0
519
+ ISSUE_WIDTH 4 6
520
+ RS_FILL_WIDTH 8 0
521
+ NODE_TABLE_SIZE 256 512
522
+ NODE_RET_WIDTH 4 8
523
+ NODE_RETIRE_RATE 10
524
+ DECODE_WIDTH 4 6
525
+ IDQ_SIZE 140 144
526
+ REG_RENAMING_SCHEME 0 1
527
+ REG_TABLE_INTEGER_PHYSICAL_SIZE 256 280
528
+ REG_TABLE_VECTOR_PHYSICAL_SIZE 256 332
529
+ REG_TABLE_INTEGER_VIRTUAL_SIZE 256
530
+ REG_TABLE_VECTOR_VIRTUAL_SIZE 256
531
+ REG_RENAMING_MOVE_ELIMINATE FALSE
532
+ NODE_ISSUE_QUEUE_DISPATCH_SCHEME 0
533
+ NODE_ISSUE_QUEUE_SCHEDULE_SCHEME 0
534
+ ISSUE_QUEUE_PARALLEL_PICK FALSE
535
+ RS_SIZES "256" 97 70 19
536
+ RS_CONNECTIONS "xF" b0100110011 b1000001100 b0011000000
537
+ FU_TYPES "0, 0, 0, 0" b00100100111111100111001001111110010010011111110011100100111111 b10010000110111100011111001110111001000011011110001111100111011 b00000001000000001000000010000010000000100000000100000001000001 b00000001000000001000000010000010000000100000000100000001000001 b00000000110111100011011001110110000000011011110001101100111011 b01001000000000000111001001111110100100000000000011100100111111 b00000010000000010000000100000010000001000000001000000010000001 b00000010000000010000000100000010000001000000001000000010000001 b00000000000000000011001001110110000000000000000001100100111011 b00000001000000001000000010000010000000100000000100000001000001
538
+ LSQ_ENABLE TRUE
539
+ LOAD_QUEUE_ENTRY_NUM 128
540
+ STORE_QUEUE_ENTRY_NUM 72
541
+ DECODE_CYCLES 1 5
542
+ MAP_CYCLES 1 5
543
+ ICACHE_LATENCY 3
544
+ EXTRA_REDIRECT_CYCLES 0
545
+ EXTRA_RECOVERY_CYCLES 0
546
+ EXTRA_CALLSYS_CYCLES 20 const
547
+ DIE_ON_CALLSYS FALSE
548
+ DIE_ON_RET_STALL_THRESH 0
549
+ DIE_ON_RET_STALL_CORE 0
550
+ DIE_ON_MEM_BLOCK_THRESH 0
551
+ DIE_ON_MEM_BLOCK_CORE 0
552
+ ICACHE_FETCH_ACROSS_FETCH_TARGET TRUE
553
+ UOP_CACHE_FETCH_ACROSS_FETCH_TARGET TRUE
554
+ FETCH_OFF_PATH_OPS TRUE 1
555
+ WP_COLLECT_STATS TRUE
556
+ OP_INV_DELAY 1
557
+ OP_NOP_DELAY 1
558
+ OP_CF_DELAY 1
559
+ OP_MOV_DELAY 1
560
+ OP_CMOV_DELAY 1
561
+ OP_LDA_DELAY 1
562
+ OP_ILD_DELAY 1
563
+ OP_IST_DELAY 1
564
+ OP_IADD_DELAY 1
565
+ OP_IMUL_DELAY 3
566
+ OP_IDIV_DELAY -20
567
+ OP_ICMP_DELAY 1
568
+ OP_LOGIC_DELAY 1
569
+ OP_SHIFT_DELAY 1
570
+ OP_FLD_DELAY 1
571
+ OP_FST_DELAY 1
572
+ OP_FCVT_DELAY 3
573
+ OP_FADD_DELAY 3
574
+ OP_FMUL_DELAY 5
575
+ OP_FMA_DELAY 5
576
+ OP_FDIV_DELAY -20
577
+ OP_FCMP_DELAY 3
578
+ OP_FCMOV_DELAY 1
579
+ OP_GATHER_DELAY 12
580
+ OP_SCATTER_DELAY 18
581
+ OP_PIPELINED_FAST_DELAY 2
582
+ OP_PIPELINED_MEDIUM_DELAY 5
583
+ OP_PIPELINED_SLOW_DELAY 10
584
+ OP_NOTPIPELINED_MEDIUM_DELAY -5
585
+ OP_NOTPIPELINED_SLOW_DELAY -20
586
+ OP_NOTPIPELINED_VERY_SLOW_DELAY -100
587
+ UNIFORM_OP_DELAY 0
588
+ STALL_ON_WAIT_MEM TRUE
589
+ STORES_DO_NOT_BLOCK_WINDOW FALSE 1
590
+ PREFS_DO_NOT_BLOCK_WINDOW FALSE 1
591
+ OBEY_REG_DEP TRUE
592
+ TRACK_L1_MISS_DEPS FALSE
593
+ CBP_TRACE_R0 NULL /dev/shm/baseline/traces/.staging/sssp-com-Youtube-176697/raw_trace/drmemtrace.sssp.176709.9138.dir/trace/drmemtrace.sssp.176709.7049.trace.zip
594
+ CBP_TRACE_R1 NULL
595
+ CBP_TRACE_R2 NULL
596
+ CBP_TRACE_R3 NULL
597
+ CBP_TRACE_R4 NULL
598
+ CBP_TRACE_R5 NULL
599
+ CBP_TRACE_R6 NULL
600
+ CBP_TRACE_R7 NULL
601
+ CBP_TRACE_R8 NULL
602
+ CBP_TRACE_R9 NULL
603
+ CBP_TRACE_R10 NULL
604
+ CBP_TRACE_R11 NULL
605
+ CBP_TRACE_R12 NULL
606
+ CBP_TRACE_R13 NULL
607
+ CBP_TRACE_R14 NULL
608
+ CBP_TRACE_R15 NULL
609
+ CBP_TRACE_R16 NULL
610
+ CBP_TRACE_R17 NULL
611
+ CBP_TRACE_R18 NULL
612
+ CBP_TRACE_R19 NULL
613
+ CBP_TRACE_R20 NULL
614
+ CBP_TRACE_R21 NULL
615
+ CBP_TRACE_R22 NULL
616
+ CBP_TRACE_R23 NULL
617
+ CBP_TRACE_R24 NULL
618
+ CBP_TRACE_R25 NULL
619
+ CBP_TRACE_R26 NULL
620
+ CBP_TRACE_R27 NULL
621
+ CBP_TRACE_R28 NULL
622
+ CBP_TRACE_R29 NULL
623
+ CBP_TRACE_R30 NULL
624
+ CBP_TRACE_R31 NULL
625
+ CBP_TRACE_R32 NULL
626
+ CBP_TRACE_R33 NULL
627
+ CBP_TRACE_R34 NULL
628
+ CBP_TRACE_R35 NULL
629
+ CBP_TRACE_R36 NULL
630
+ CBP_TRACE_R37 NULL
631
+ CBP_TRACE_R38 NULL
632
+ CBP_TRACE_R39 NULL
633
+ CBP_TRACE_R40 NULL
634
+ CBP_TRACE_R41 NULL
635
+ CBP_TRACE_R42 NULL
636
+ CBP_TRACE_R43 NULL
637
+ CBP_TRACE_R44 NULL
638
+ CBP_TRACE_R45 NULL
639
+ CBP_TRACE_R46 NULL
640
+ CBP_TRACE_R47 NULL
641
+ CBP_TRACE_R48 NULL
642
+ CBP_TRACE_R49 NULL
643
+ CBP_TRACE_R50 NULL
644
+ CBP_TRACE_R51 NULL
645
+ CBP_TRACE_R52 NULL
646
+ CBP_TRACE_R53 NULL
647
+ CBP_TRACE_R54 NULL
648
+ CBP_TRACE_R55 NULL
649
+ CBP_TRACE_R56 NULL
650
+ CBP_TRACE_R57 NULL
651
+ CBP_TRACE_R58 NULL
652
+ CBP_TRACE_R59 NULL
653
+ CBP_TRACE_R60 NULL
654
+ CBP_TRACE_R61 NULL
655
+ CBP_TRACE_R62 NULL
656
+ CBP_TRACE_R63 NULL
657
+ FE_FTQ_BLOCK_NUM 32
658
+ FE_FTQ_TAKEN_CFS_PER_CYCLE 2
659
+ FE_FTQ_FT_PER_CYCLE 1
660
+ DUMB_CORE_ON FALSE
661
+ DUMB_CORE 1
662
+ DCACHE_MISS_RATE 10
663
+ L1_MISS_RATE 10
664
+ TRACE_BUF_SIZE 0
665
+ PERFECT_CONFIDENCE FALSE
666
+ CONFIDENCE_ENABLE FALSE
667
+ CONFIDENCE_MECH 0
668
+ CONF_OFF_PATH_THRESHOLD 15
669
+ CONF_OFF_PATH_INC 5
670
+ CONF_BTB_MISS_BP_TAKEN FALSE
671
+ CONF_IPC_RATE_CONF FALSE
672
+ CONF_BTB_MISS_BP_TAKEN_THRESHOLD 0
673
+ CONF_BTB_MISS_RATE_CYCLES_THRESHOLD 1.0
674
+ CONF_IBTB_MISS_RATE_CYCLES_THRESHOLD 1.0
675
+ CONF_MISFETCH_RATE_CYCLES_THRESHOLD 1.0
676
+ CONF_MISPRED_RATE_CYCLES_THRESHOLD 1.0
677
+ CONF_BTB_MISS_SAMPLE_RATE 100000
678
+ CONF_IBTB_MISS_SAMPLE_RATE 100000
679
+ CONF_MISFETCH_SAMPLE_RATE 100000
680
+ CONF_MISPRED_SAMPLE_RATE 100000
681
+ CONF_IPC_SAMPLE_RATE 100000
682
+ CONF_BTB_MISS_RATE_WEIGHT 200
683
+ CONF_BTB_MISS_BP_TAKEN_CONF TRUE
684
+ CONF_IBTB_MISS_BP_TAKEN_CONF TRUE
685
+ CONF_BTB_MISS_RATE_CONF TRUE
686
+ CONF_IBTB_MISS_RATE_CONF TRUE
687
+ CONF_MISFETCH_RATE_CONF TRUE
688
+ CONF_MISPRED_RATE_CONF TRUE
689
+ CONF_INV_BP_CONF TRUE
690
+ CONF_PERFECT_BTB_MISS_CONF FALSE
691
+ CONF_PERFECT_IBTB_MISS_CONF FALSE
692
+ CONF_PERFECT_MISFETCH_CONF FALSE
693
+ CONF_PERFECT_MISPRED_CONF FALSE
694
+ CONF_LOG_DFE_TO_REC FALSE
695
+ CONF_LOG_PHASE_CYCLES FALSE
696
+ NUM_BPS 1
697
+ DFE0_TRIGGER_POLICY 0
698
+ DFE1_TRIGGER_POLICY 1
699
+ DFE2_TRIGGER_POLICY 1
700
+ DFE3_TRIGGER_POLICY 1
701
+ DFE4_TRIGGER_POLICY 1
702
+ DFE0_STOP_POLICY 0
703
+ DFE1_STOP_POLICY 1
704
+ DFE2_STOP_POLICY 1
705
+ DFE3_STOP_POLICY 1
706
+ DFE4_STOP_POLICY 1
707
+ LOOKAHEAD_BUF_SIZE 0
708
+ DEBUG_CYCLE_START 0 0
709
+ DEBUG_CYCLE_STOP 0 -1
710
+ DEBUG_TIME_START 0
711
+ DEBUG_TIME_STOP 0
712
+ DEBUG_INST_START 0 0
713
+ DEBUG_INST_STOP 0 -1
714
+ DEBUG_OP_START 0
715
+ DEBUG_OP_STOP 0
716
+ DEBUG_CACHE_LIB FALSE
717
+ DEBUG_HASH_LIB FALSE
718
+ DEBUG_LIST_LIB FALSE
719
+ DEBUG_PORT_LIB FALSE
720
+ DEBUG_BUS_LIB FALSE
721
+ DEBUG_OP_POOL FALSE
722
+ DEBUG_ORACLE FALSE
723
+ DEBUG_FRONTEND FALSE
724
+ DEBUG_ADDR_TRANS FALSE
725
+ DEBUG_BP FALSE
726
+ DEBUG_BP_DIR FALSE
727
+ DEBUG_BTB FALSE
728
+ DEBUG_CRS FALSE
729
+ DEBUG_MAP FALSE
730
+ DEBUG_MEMORY FALSE
731
+ DEBUG_REPLAY FALSE
732
+ DEBUG_FREQ FALSE
733
+ DEBUG_MODEL FALSE
734
+ DEBUG_THREAD FALSE
735
+ DEBUG_DECOUPLED_FE FALSE
736
+ DEBUG_CONF FALSE
737
+ DEBUG_ICACHE_STAGE FALSE
738
+ DEBUG_DECODE_STAGE FALSE
739
+ DEBUG_CPP_CACHE FALSE
740
+ DEBUG_UOP_CACHE FALSE
741
+ DEBUG_UOP_QUEUE_STAGE FALSE
742
+ DEBUG_IDQ_STAGE FALSE
743
+ DEBUG_MAP_STAGE FALSE
744
+ DEBUG_NODE_STAGE FALSE
745
+ DEBUG_EXEC_STAGE FALSE
746
+ DEBUG_DCACHE_STAGE FALSE
747
+ DEBUG_RETIRED_UOPS FALSE
748
+ DEBUG_EXC_INSERTS FALSE
749
+ DEBUG_BP_CONF FALSE
750
+ DEBUG_ONPATH_CONF FALSE
751
+ DEBUG_STREAM FALSE
752
+ DEBUG_STREAM_MEM FALSE
753
+ DEBUG_WAY FALSE
754
+ DEBUG_L2MARKV FALSE
755
+ DEBUG_L2L1PREF FALSE
756
+ DEBUG_PERF_PRED FALSE
757
+ DEBUG_POWER_UTILS FALSE
758
+ DEBUG_DVFS FALSE
759
+ DEBUG_TRACE_READ FALSE
760
+ DEBUG_INST_FIELDS FALSE
761
+ DEBUG_OP_FIELDS FALSE
762
+ DEBUG_PIN_EXEC_DRIVEN FALSE
763
+ DEBUG_CACHE_PART FALSE
764
+ DEBUG_OPTIMIZER2 FALSE
765
+ DEBUG_PREF FALSE
766
+ DEBUG_FDIP FALSE
767
+ DEBUG_EIP FALSE
768
+ DEBUG_DJOLT FALSE
769
+ DEBUG_FNLMMA FALSE
770
+ PERFECT_BP FALSE
771
+ PERFECT_BTB FALSE
772
+ PERFECT_IBP FALSE
773
+ PERFECT_CRS FALSE
774
+ PERFECT_CBR_BTB FALSE
775
+ PERFECT_NT_BTB FALSE 0 # deprecated, effectively always true.
776
+ CFS_PER_CYCLE 3 6 # Number of branches that can be predicted in a single cycle
777
+ UPDATE_BP_OFF_PATH FALSE 1 # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
778
+ BP_UPDATE_AT_RETIRE FALSE 0 # Update the BP at retire. If false, update at the end of exec.
779
+ BP_MECH TAGE64K_BP tage64k
780
+ BP_MECH_L0 BIMODAL_BP
781
+ BP_L0_LATENCY 1
782
+ BP_MAIN_LATENCY 3
783
+ BIMODAL_ENTRIES (4 * 1024)
784
+ HIST_LENGTH 16
785
+ PHT_CTR_BITS 2 const
786
+ BHT_ENTRIES (4 * 1024)
787
+ BHT_ASSOC 4
788
+ HYBRIDS_INDEX_LENGTH 16
789
+ HYBRIDG_HIST_LENGTH 16
790
+ HYBRIDP_HIST_LENGTH 16
791
+ FILTER_INDEX_LENGTH 16
792
+ USE_FILTER FALSE
793
+ INF_HYBRIDGP FALSE
794
+ BP_HASH_TOS FALSE
795
+ IBTB_HASH_TOS FALSE
796
+ BTB_MECH GENERIC_BTB generic
797
+ BTB_ENTRIES 12288 12288
798
+ BTB_ASSOC 4 4
799
+ BTB_NUM_BRSLOT 1
800
+ BTB_BLOCK_SIZE 64
801
+ BTB_OFF_PATH_WRITES TRUE 1
802
+ BTB_MAIN_LATENCY 3 3
803
+ BTB_L0_PRESENT FALSE 1
804
+ BTB_L0_ENTRIES 128 128
805
+ BTB_L0_ASSOC 4 4
806
+ BTB_L0_LATENCY 1 1
807
+ BTB_L1_PRESENT FALSE 1
808
+ BTB_L1_ENTRIES 6144 6144
809
+ BTB_L1_ASSOC 4 4
810
+ BTB_L1_LATENCY 2 2
811
+ ENABLE_CRS TRUE 1
812
+ CRS_ENTRIES 32 128
813
+ CRS_REALISTIC 0 1
814
+ ENABLE_IBP TRUE 1 # Enable the indirect branch predictor
815
+ USE_PAT_HIST TRUE
816
+ IBTB_MECH 1 tc_tagged
817
+ IBTB_HIST_LENGTH 16
818
+ IBTB_OFF_PATH_WRITES TRUE 1 # Allow off path ops to update the ibtb.
819
+ TARGETS_IN_HIST 4
820
+ TC_ENTRIES (4 * 1024) 4096
821
+ TC_ASSOC 4 4
822
+ NUM_CORR_BRANCHES 3
823
+ SEL_HIST_BP_ENTRIES 8192
824
+ SEL_HIST_LENGTH 16
825
+ SEL_HIST_DYN_CNT_TH 16
826
+ SEL_HIST_MISPRED_TH 4
827
+ ENABLE_BP_CONF FALSE
828
+ CONF_MECH 0
829
+ PERF_BP_CONF_PRED FALSE
830
+ BPC_BITS 16
831
+ BPC_MECH 1
832
+ BPC_CTR_RESET TRUE
833
+ BPC_CIT_BITS 8
834
+ BPC_CIT_TH 50
835
+ BPC_CTR_BITS 3
836
+ OPC_COUNT_ZEROS FALSE
837
+ OPC_COUNT_THRESH 10
838
+ INF_LOOP FALSE
839
+ INF_LOOP_BUCKETS 811
840
+ LOOP_ENTRIES (4 * 1024)
841
+ LOOP_ASSOC 4
842
+ LOOP_COUNT_MAX 127
843
+ LOOP_REPEAT_MAX 15
844
+ KNOB_PRINT_BRINFO FALSE
845
+ BR_MISPRED_FILE NULL
846
+ SPEC_LEVEL 3
847
+ RANDOM_DETERMINISTIC TRUE
848
+ TAGESCL64KB_SC TRUE
849
+ TAGESCL64KB_LOOP TRUE
850
+ TAGESCL64KB_ALT TRUE
851
+ CONF_PERCEPTRON_TH 0
852
+ CONF_PERCEPTRON_CTR_BITS 8
853
+ CONF_PERCEPTRON_ENTRIES 127
854
+ CONF_PERCEPTRON_THRESH_OVRD 0
855
+ CONF_HIST_LENGTH 32
856
+ PERCEPTRON_CONF_USE_CONF FALSE
857
+ PERCEPTRON_CONF_TRAIN_HIS FALSE
858
+ PERCEPTRON_CONF_TRAIN_CONF FALSE
859
+ PERCEPTRON_CONF_TRAIN_OFFSET_CONF FALSE
860
+ PERCEPTRON_TRAIN_MISP_FACTOR 1
861
+ PERCEPTRON_TRAIN_CORR_FACTOR 1
862
+ PERCEPTRON_CONF_HIS_BOTH FALSE
863
+ PERCEPTRON_CONF_HIS_BOTH_LENGTH 4
864
+ MTAGE_REALISTIC_SC_40K FALSE
865
+ MTAGE_REALISTIC_SC_100K FALSE
866
+ H2P_TABLE_BUCKETS 16384
867
+ H2P_MIN_EXEC 5000
868
+ H2P_MIN_MISPRED 333
869
+ H2P_MISPRED_RATIO_PERMIL 10
870
+ H2P_TRACK_CBR TRUE
871
+ H2P_TRACK_REP TRUE
872
+ H2P_TRACK_CALL FALSE
873
+ H2P_TRACK_IBR FALSE
874
+ H2P_TRACK_ICALL FALSE
875
+ H2P_TRACK_RET FALSE
876
+ POWER_INTF_ON FALSE
877
+ POWER_INTF_ENABLE_SCALING FALSE
878
+ POWER_INTF_EXEC "power/power_intf.py"
879
+ POWER_INTF_REF_CHIP_TECH_NM 22
880
+ POWER_INTF_REF_CHIP_FREQ (3.2e9)
881
+ POWER_INTF_REF_MEMORY_FREQ (0.8e9)
882
+ POWER_OTHER (0.0)
883
+ PREF_STREAM_ON FALSE 1
884
+ PREF_STREAM_PER_CORE_ENABLE FALSE
885
+ STREAM_BUFFER_N 16
886
+ STREAM_PREFETCH_N 2 4
887
+ STREAM_START_DIS 5 1
888
+ STREAM_LENGTH 16 64
889
+ STREAM_FULL_N 1
890
+ STREAM_TRAIN_LENGTH 16
891
+ STREAM_TRAIN_NUM 1 4
892
+ PREF_ACC_USE_CACHE FALSE
893
+ STREAM_STALL_ON_QUEUE_FULL FALSE
894
+ PREF_SCHEDULE_NUM 4
895
+ TRAIN_FILTER_SIZE 32
896
+ PREF_REQ_Q_SIZE 64
897
+ STREAM_CREATE_ON_DC_MISS FALSE 0
898
+ STREAM_CREATE_ON_L1_MISS TRUE 1
899
+ STREAM_TRAIN_ON_WRONGPATH TRUE
900
+ STREAM_CREATE_ON_WRONGPATH TRUE
901
+ STREAM_PREF_INTO_DCACHE FALSE
902
+ REMOVE_REDUNDANT_STREAM FALSE
903
+ L2HIT_STREAM_SCHEDULE_NUM 4
904
+ PREF_REQ_QUEUE_FILTER_ON FALSE
905
+ HW_PREF_HIT_TRAIN_STREAM FALSE
906
+ L2HIT_STREAM_BUFFER_N 32
907
+ L2HIT_STREAM_PREFETCH_N 2
908
+ L2HIT_STREAM_START_DIS 2
909
+ L2HIT_STREAM_LENGTH 8
910
+ L2HIT_PREF_REQ_Q_SIZE 128
911
+ L2HIT_L2ACCESS_REQ_Q_SIZE 64
912
+ PREF_STREAM_ACCPERSTREAM FALSE
913
+ PREF_ACC_DISTANCE_10 128
914
+ PREF_FRAMEWORK_ON FALSE 1
915
+ PREF_TRACE_ON FALSE
916
+ PREF_UMLC_ON FALSE
917
+ PREF_UL1_ON TRUE
918
+ PREF_DL0REQ_QUEUE_SIZE 32
919
+ PREF_UMLC_REQ_QUEUE_SIZE 64
920
+ PREF_UL1REQ_QUEUE_SIZE 128
921
+ PREF_SHARED_QUEUES TRUE
922
+ PREF_DL0_MISS_ON TRUE
923
+ PREF_DL0_HIT_ON TRUE
924
+ PREF_DL0REQ_QUEUE_FILTER_ON TRUE
925
+ PREF_UMLC_REQ_QUEUE_FILTER_ON TRUE
926
+ PREF_UL1REQ_QUEUE_FILTER_ON TRUE
927
+ PREF_DL0REQ_ADD_FILTER_ON TRUE
928
+ PREF_UMLC_REQ_ADD_FILTER_ON TRUE
929
+ PREF_UL1REQ_ADD_FILTER_ON TRUE
930
+ PREF_DL0REQ_QUEUE_OVERWRITE_ON_FULL FALSE
931
+ PREF_UMLC_REQ_QUEUE_OVERWRITE_ON_FULL FALSE
932
+ PREF_UL1REQ_QUEUE_OVERWRITE_ON_FULL FALSE 1
933
+ PREF_DL0SCHEDULE_NUM 4
934
+ PREF_UMLC_SCHEDULE_NUM 4
935
+ PREF_UL1SCHEDULE_NUM 4
936
+ PREF_L1Q_DEMAND_RESERVE 0
937
+ PREF_REPORT_PREF_MATCH_AS_MISS FALSE
938
+ PREF_REPORT_PREF_MATCH_AS_HIT TRUE
939
+ PREF_UPDATE_ON_WRONGPATH TRUE
940
+ PREF_TRAIN_ON_PREF_MISSES FALSE 0
941
+ PREF_ORACLE_TRAIN_ON FALSE 0
942
+ PREF_REQ_DROP FALSE
943
+ PREF_THROTTLE_ON FALSE
944
+ PREF_THROTTLEFB_ON FALSE 1
945
+ PREF_ACC_THRESH_1 0.90 0.75
946
+ PREF_ACC_THRESH_2 0.70 0.4
947
+ PREF_ACC_THRESH_3 0.60 0.4
948
+ PREF_ACC_THRESH_4 0.40
949
+ PREF_UPDATE_INTERVAL 0 8192
950
+ PREF_ANALYZE_LOAD FALSE
951
+ PREF_POL_THRESH_1 0.25
952
+ PREF_POL_THRESH_2 0.10
953
+ PREF_POLBV_ON FALSE
954
+ PREF_POLBV_SIZE 1024
955
+ PREF_TIMELY_THRESH 0.05 0.01
956
+ PREF_POLPF_THRESH 0.01 0.005
957
+ PREF_DEGFB_USEONLYACC FALSE
958
+ PREF_DEGFB_USEONLYPOL FALSE
959
+ PREF_DEGFB_USEONLYLATE FALSE
960
+ PREF_TIMELY_THRESH_2 0.005
961
+ PREF_DEGFB_STATPHASEFILE FALSE
962
+ PREF_MAX_DEGFB 4
963
+ PREF_DHAL FALSE
964
+ PREF_DHAL_SENTTHRESH 16
965
+ PREF_DHAL_USETHRESH_MAX 12
966
+ PREF_DHAL_USETHRESH_MIN2 8
967
+ PREF_DHAL_USETHRESH_MIN1 4
968
+ PREF_DHAL_MAXDEG 64
969
+ PREF_HFILTER_ON FALSE
970
+ PREF_HFILTER_INDEX_BITS 12
971
+ PREF_HFILTER_USE_PC FALSE
972
+ PREF_HFILTER_PRED_USELESS_THRES 2
973
+ PREF_HFILTER_RESET_ENABLE FALSE
974
+ PREF_HFILTER_RESET_INTERVAL 100000
975
+ EIP_ENABLE 0
976
+ L1I_ENTANGLED_TABLE_INDEX_BITS 9
977
+ L1I_ENTANGLED_TABLE_WAYS 16
978
+ DJOLT_ENABLE 0
979
+ FNLMMA_ENABLE 0
980
+ FDIP_ENABLE 1
981
+ FDIP_ALWAYS_PREFETCH FALSE
982
+ PERFECT_FDIP FALSE
983
+ IPRF_MAX_FTQ_ENTRY_CYC 2
984
+ FDIP_BLOOM_FILTER FALSE
985
+ FDIP_BLOOM_ENTRIES 4000
986
+ FDIP_BLOOM2_ENTRIES 1000
987
+ FDIP_BLOOM4_ENTRIES 1000
988
+ FDIP_BLOOM_SIZE 16384
989
+ FDIP_BLOOM_HASHES 6
990
+ FDIP_BLOOM_CLEAR_UNUSEFUL_RATIO 0.95
991
+ FDIP_BLOOM_CLEAR_CYC_PERIOD 10000
992
+ FDIP_UTILITY_HASH_ENABLE 0
993
+ FDIP_UTILITY_PREF_POLICY 0
994
+ FDIP_ADJUSTABLE_FTQ 0
995
+ FDIP_ADJUSTABLE_FTQ_CYC 100000
996
+ UTILITY_RATIO_THRESHOLD 0.58
997
+ TIMELINESS_RATIO_THRESHOLD 0.82
998
+ FDIP_PREF_NO_LATENCY FALSE
999
+ UDP_USEFUL_THRESHOLD 0
1000
+ UDP_WEIGHT_USEFUL 4
1001
+ UDP_WEIGHT_UNUSEFUL 1
1002
+ UDP_WEIGHT_POSITIVE_SATURATION 2147483647
1003
+ FDIP_GHIST_HASHING FALSE
1004
+ FDIP_UTILITY_ONLY_TRAIN_OFF_PATH FALSE
1005
+ FDIP_GHIST_BITS 8
1006
+ UFTQ_MIN_FTQ_BLOCK_NUM 4
1007
+ UFTQ_MAX_FTQ_BLOCK_NUM 64
1008
+ FDIP_SENIORITY_FTQ_HOLD_CYC 30000
1009
+ FDIP_PERFECT_PREFETCH FALSE
1010
+ FDIP_FREEZE_AT_MEM_BUF_LIMIT TRUE
1011
+ FDIP_DUAL_PATH_PREF_IC_ENABLE FALSE
1012
+ FDIP_DUAL_PATH_PREF_UOC_ENABLE FALSE
1013
+ TOP_MISPRED_BR_FILEPATH "br_resteer_coverage.csv"
1014
+ TOP_MISPRED_BR_RESTEER_COVERAGE 0
1015
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_ENABLE FALSE
1016
+ FDIP_DUAL_PATH_PREF_UOC_ONLINE_MISPRED_THRESHOLD 1
1017
+ FDIP_PRINT_CL_INFO FALSE
1018
+ BRANCH_MISPREDICTION_TABLE_SIZE 0
1019
+ UOC_PREF FALSE
1020
+ UOC_ORACLE_PREF FALSE
1021
+ UOC_ZERO_LATENCY_PREF FALSE
1022
+ L2L1PREF_ON FALSE
1023
+ L2WAY_PREF FALSE
1024
+ L2MARKV_PREF_ON FALSE
1025
+ L2NEXT_PREF_ON FALSE
1026
+ L2HIT_STREAM_PREF_ON FALSE
1027
+ L2L1_DC_HIT_TRAIN FALSE
1028
+ L1_HIT_DUMP_FILE_ON FALSE
1029
+ L1_HIT_DUMP_WO_TXT FALSE
1030
+ L1_HIT_DUMPFILE "l1hit_dump.out"
1031
+ IDEAL_L2_L1_PREFETCHER FALSE
1032
+ IDEAL_L2_ICACHE_PREFETCHER FALSE
1033
+ L1WAY_PREF_SEND_QUEUE 4
1034
+ L1PREF_REQ_QUEUE_SIZE 1024
1035
+ L1PREF_IMMEDIATE FALSE
1036
+ L1WAY_PREF_TIMER_DIS 1000
1037
+ L1MARKV_PREF_SEND_QUEUE 4
1038
+ L1PREF_MARKV_REQ_QUEUE_SIZE 1024
1039
+ MARKV_L2ACCESS_REQ_Q_SIZE 64
1040
+ L1MARKV_PREF_IMMEDIATE FALSE
1041
+ L1MARKV_PREF_TIMER_DIS 1
1042
+ L2L1_HIT_TRAIN TRUE
1043
+ L1MARKV_REQ_TH 1
1044
+ L2L1_IMMEDIATE_PREF_CACHE FALSE
1045
+ L2L1_FILL_PREF_CACHE FALSE
1046
+ L2L1_L2_HIT_STAT FALSE
1047
+ PREF_GHB_ON FALSE
1048
+ DEBUG_PREF_GHB FALSE
1049
+ PREF_GHB_BUFFER_N 1024
1050
+ PREF_GHB_INDEX_N 128
1051
+ PREF_GHB_CZONE_BITS 12
1052
+ PREF_GHB_DEGREE 16
1053
+ PREF_GHB_MAX_DEGREE 32
1054
+ PREF_STRIDE_ON FALSE
1055
+ DEBUG_PREF_STRIDE FALSE
1056
+ PREF_STRIDE_TABLE_N 1024
1057
+ PREF_STRIDE_REGION_BITS 16
1058
+ PREF_STRIDE_DEGREE 4
1059
+ PREF_STRIDE_DISTANCE 16
1060
+ PREF_STRIDE_STARTDISTANCE 1
1061
+ PREF_STRIDE_SINGLE_THRESH 6
1062
+ PREF_STRIDE_MULTI_THRESH 6
1063
+ PREF_STRIDE_SINGLE_STRIDE_MODE FALSE
1064
+ PREF_STRIDEPC_ON FALSE
1065
+ DEBUG_PREF_STRIDEPC FALSE
1066
+ PREF_STRIDEPC_TABLE_N 1024
1067
+ PREF_STRIDEPC_DEGREE 4
1068
+ PREF_STRIDEPC_DISTANCE 16
1069
+ PREF_STRIDEPC_USELOADADDR FALSE
1070
+ PREF_STRIDEPC_TRAINNUM 2
1071
+ PREF_STRIDEPC_STARTDIS 4
1072
+ PREF_PHASE_ON FALSE
1073
+ PREF_PHASE_STUDY FALSE
1074
+ DEBUG_PREF_PHASE FALSE
1075
+ PREF_PHASE_PRIME_HASH 16381
1076
+ PREF_PHASE_INFOSIZE 16384
1077
+ PREF_PHASE_LOG2REGIONSIZE 12
1078
+ PREF_PHASE_REGIONENTRIES 64
1079
+ PREF_PHASE_TRACKEDREGIONS 32
1080
+ PREF_PHASE_INTERVAL 100000
1081
+ PREF_PHASE_TABLE_SIZE 64
1082
+ PREF_PHASE_MAXDIFF_THRESH 64
1083
+ PREF_PHASE_MIN_MISSES 64
1084
+ PREF_PHASE_MISSPER 0.4
1085
+ PREF_2DC_ON FALSE
1086
+ DEBUG_PREF_2DC FALSE
1087
+ PREF_2DC_CACHE_SIZE (1 * 1024)
1088
+ PREF_2DC_CACHE_ASSOC 4
1089
+ PREF_2DC_CACHE_LINE_SIZE 1
1090
+ PREF_2DC_DEGREE 16
1091
+ PREF_2DC_ZONE_SHIFT 10
1092
+ PREF_2DC_TAG_SIZE 16
1093
+ PREF_2DC_NUM_REGIONS 64
1094
+ PREF_2DC_REGION_HASH 61
1095
+ PREF_MARKOV_ON FALSE
1096
+ DEBUG_PREF_MARKOV FALSE
1097
+ PREF_MARKOV_NUM_ENTRIES 65536
1098
+ PREF_MARKOV_NUM_NEXT_STATES 8
1099
+ PREF_MARKOV_SEND_ON_PREF_HIT TRUE
1100
+ PREF_MARKOV_UPDATE_ON_PREF_HIT TRUE
1101
+ PREF_MARKOV_TABLE_UPDATE_POLICY 0
1102
+ PREF_MARKOV_SEND_THRESHOLD 0